ZerehCache: Armoring cache architectures in high defect density technologies

Abstract

Aggressive technology scaling to 45nm and below introduces serious reliability challenges to the design of microprocessors. Large SRAM structures used for caches are particularly sensitive to process variation due to their high density and organization. Designers typically over-provision caches with additional resources to overcome the hard-faults. However… (More)
DOI: 10.1145/1669112.1669127

Topics

13 Figures and Tables

Statistics

05101520082009201020112012201320142015201620172018
Citations per Year

82 Citations

Semantic Scholar estimates that this publication has 82 citations based on the available data.

See our FAQ for additional information.

Slides referencing similar topics