Yield and speed optimization of a latch-type voltage sense amplifier

@article{Wicht2004YieldAS,
  title={Yield and speed optimization of a latch-type voltage sense amplifier},
  author={Bernhard Wicht and Th. Nirschl and Doris Schmitt-Landsiedel},
  journal={IEEE Journal of Solid-State Circuits},
  year={2004},
  volume={39},
  pages={1148-1158}
}
A quantitative yield analysis of a latch-type voltage sense amplifier with a high-impedance differential input stage is presented. It investigates the impact of supply voltage, input DC level, transistor sizing, and temperature on the input offset voltage. The input DC level turns out to be most significant. Also, an analytical expression for the sensing delay is derived which shows low sensitivity on the input DC bias voltage. A figure of merit indicates that an input dc level of 0.7 V/sub DD… CONTINUE READING
Highly Influential
This paper has highly influenced 27 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 602 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 213 citations

602 Citations

050'06'09'12'15'18
Citations per Year
Semantic Scholar estimates that this publication has 602 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 18 references

Current Sense Amplifiers for Embedded SRAM in High-Performance System-on-a-Chip Designs

  • B. Wicht
  • 2003
2 Excerpts

Yield and speed optimization of a latch-type voltage sense amplifier

  • B. Wicht, T. Nirschl, D. Schmitt-Landsiedel
  • Proc. Eur. Solid- State Circuits Conf. (ESSCIRC…
  • 2003

On the matching behavior of MOSFET small signal parameters

  • R. Thewes, C. Linnenbank, +7 authors W. Weber
  • Proc. IEEE Int. Conf. Microelectronic Test…
  • 2000
1 Excerpt