Xbox 360 System Architecture
@article{Andrews2005Xbox3S, title={Xbox 360 System Architecture}, author={Jeff Andrews and N. J. C. Baker}, journal={IEEE Micro}, year={2005}, volume={26}, pages={25-37} }
This article covers the Xbox 360's high-level technical requirements, a short system overview, and details of the CPU and the GPU. [] Key Method The core chips include the standard conceptual blocks of CPU, graphics processing unit (GPU), memory, and I/O. Each of these components and their interconnections are customized to provide a user-friendly game console product. The authors describe their architectural trade-offs and summarize the system's software programming support
65 Citations
A survey of multicore processors
- Computer ScienceIEEE Signal Processing Magazine
- 2009
Attributes common to all multicore processor implementations are covered, including application domain, power/performance, processing elements, memory system, and accelerators/integrated peripherals.
Workload acceleration with the IBM POWER vector-scalar architecture
- Computer ScienceIBM J. Res. Dev.
- 2016
In this paper, we describe the history and development of the IBM POWER ®
vector-scalar architecture, as well as how the design goals of hardware efficiency and software interoperability are…
Deployment of CPU and GPU-based genetic programming on heterogeneous devices
- Computer ScienceGECCO '09
- 2009
This work describes, for the first time, the implementation considerations necessary to maximize available CPU and GPU usage on the three separate hardware platforms, and presents an Xbox 360 implementation that uses the GPU for fitness evaluation.
Single and multi-cpu performance modeling for embedded systems
- Computer Science
- 2008
An approach for automatically annotating timing information obtained from a cycle-level model back to the original application source code is developed, and the annotated source code can then be simulated without the underlying architecture and still maintain good timing accuracy.
Challenges and Opportunities in Many-Core Computing
- Computer ScienceProceedings of the IEEE
- 2008
Some of the approaches that can enable software development to effectively exploit the many-core architectures are indicated, including encapsulating domain-specific knowledge in reusable components, such as libraries, integrating concurrency with languages, and supporting explicit declarations to help compilers and operating system schedulers.
IMPROVING PERFOR MANCE & POWER IN MULTI-CORE PROCESSORS
- Computer Science
- 2013
As multi core processor–based systems enter the mainstream and evolve, it is likely that OS and application vendors will optimize their offerings for multi-core architectures, resulting in potential performance increases over time through enhanced software efficiency.
Integration Challenges and Tradeoffs for Tera-scale Architectures I l ® chnology
- Computer Science
- 2007
An architectural vision for the tera-scale processors is presented and the performance, scalability, and manufacturability aspects of the uncore are discussed and key challenges are articulate and point to candidate solutions for these challenges.
Challenges and Opportunities in Many-Core Computing With increasing use of computers that employ many independent processing units, commercial and technical-scientific software, as well as general-purpose operating systems, will have to undergo fundamental changes.
- Computer Science
- 2008
Some of the approaches that can enable software development to effectively exploit the many-core architectures are indicated, including encapsulating domain-specific knowledge in reusable components, such as libraries, integrating concurrency with languages, and supporting explicit declarations to help compi- lers and operating system schedulers.
Producer-Consumer: The Programming Model for Future Many-Core Processors
- Computer ScienceARCS
- 2013
This work proposes the use of a simple producer- consumer model, which allows for the temporary results to be transferred directly from one task to another, thus avoiding costly off-chip memory accesses.
The lagniappe programming environment
- Computer Science
- 2008
This dissertation describes the design and implementation of Lagniappe, a programming environment that simplifies the development of portable, high-throughput request-processing applications on multi-s systems and implements a platform-independent adaptation framework that defines custom adaptation policies from application and system characteristics to change resource allocations with changes in workload.
References
SHOWING 1-10 OF 12 REFERENCES
Computer Architecture: A Quantitative Approach
- Computer Science
- 1969
This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important…
PowerPC Operating Environment Architecture, Book III, version 2
- PowerPC Operating Environment Architecture, Book III, version 2
- 2005
PowerPC Operating Environment Architecture, Book III, version 2.02
- IBM Corp.,
- 2005
PowerPC User Instruction Set Architecture, Book I, version 2
- PowerPC User Instruction Set Architecture, Book I, version 2
- 2005
PowerPC User Instruction Set Architecture, Book I, version 2.02
- IBM Corp.,
- 2005
PowerPC Virtual Environment Architecture, Book II, version 2
- PowerPC Virtual Environment Architecture, Book II, version 2
- 2005
PowerPC Virtual Environment Architecture, Book II, version 2.02
- IBM Corp.,
- 2005
The Complete Effect and HLSL
- 2005