Would Magnonic Circuits Outperform CMOS Counterparts?

  title={Would Magnonic Circuits Outperform CMOS Counterparts?},
  author={Abdulqader Nael Mahmoud and Nicoleta Cucu Laurenciu and Frederic Vanderveken and Florin Ciubotaru and Christoph Adelmann and Sorin Dan Cotofana and Said Hamdioui},
  journal={Proceedings of the Great Lakes Symposium on VLSI 2022},
In the early stages of a novel technology development, it is difficult to provide a comprehensive assessment of its potential capabilities and impact. Nevertheless, some preliminary estimates can be drawn and are certainly of great interest and in this paper we follow this line of reasoning within the framework of the Spin Wave (SW) based computing paradigm. In particular, we are interested in assessing the technological development horizon that needs to be reached in order to unleash the full… 

Figures and Tables from this paper

Non-Binary Spin Wave Based Circuit Design

The results indicate that the proposed non-binary adder implementation requires the least number of devices, which indicates its potential for small chip real-estate realizations.

Unidirectional Propagation of Spin Waves Excited by Femtosecond Laser Pulses in a Planar Waveguide

Low-energy magnonic logic circuits are an actively developing field of modern magnetism. The potential benefits of magnonics for data processing are vitally dependent on units based on non-reciprocal

Fan-out enabled spin wave majority gate

By its very nature, Spin Wave (SW) interference provides intrinsic support for Majority logic function evaluation. Due to this and the fact that the 3-input Majority (MAJ3) gate and the Inverter

Spin Wave Normalization Toward All Magnonic Circuits

A novel conversion free SW gate cascading scheme is proposed that achieves SW amplitude normalization by means of a directional coupler and is energy effective and opens the road towards the full utilization of the SW paradigm potential and the development of SW only circuits.

Spin Wave Based Approximate Computing

This paper proposes an ultra-low energy Approximate Full Adder (AFA) and an Approximates 2-bit inputs Multiplier (AMUL), which consists of one Majority gate whereas AMUL is built by means of 3 AND gates and is evaluated and compared with state-of-the-art SW and 16nm CMOS accurate and approximate designs.

Achieving Wave Pipelining in Spin Wave Technology

The results indicate that PMO diminishes MAJ gate energy consumption and how PMO can open the road towards the utilization of the Wave Pipelining (WP) concept in SW circuits.

Benchmarking of Beyond-CMOS Exploratory Devices for Logic Integrated Circuits

A new benchmarking of beyond-CMOS exploratory devices for logic integrated circuits is presented. It includes new devices with ferroelectric, straintronic, and orbitronic computational state

Design and benchmarking of hybrid CMOS-Spin Wave Device Circuits compared to 10nm CMOS

    O. ZografosB. Sorée A. Thean
    Engineering, Computer Science
    2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO)
  • 2015
Spin Wave Device circuits outperform the 10nm CMOS FinFET equivalents by a large margin and the area-delay-power product of SWD is smaller than CMOS for all benchmarks from 2.5× to 800×.

Non-volatile magnonic logic circuits engineering

A concept of magnetic logic circuits engineering, which takes an advantage of magnetization as a computational state variable and exploits spin waves for information transmission and a library of logic gates consisting of magneto-electric cells and spin wave buses providing 0 or π phase shifts is proposed.

Why is CMOS scaling coming to an END?

This paper discusses and analyzes the main challenges and limitations of CMOS scaling, not only from physical and technological point of view, but also from material (e.g., high-k vs. low-k) and economical points of view as well.

2-Output Spin Wave Programmable Logic Gate

This paper presents a 2-output Spin-Wave Programmable Logic Gate structure able to simultaneously evaluate any pair of AND, NAND, OR, NOR, XOR, and XNOR Boolean functions, and validates its proposal by means of Object Oriented Micromagnetic Framework simulations.

Graphene Nanoribbon Based Complementary Logic Gates and Circuits

The fact that GNR behavior can be modulated via top/back gate contacts to mimic a given functionality and combine complementary GNRs for constructing Boolean gates is made use of.