Worst case delay analysis for memory interference in multicore systems

@article{Pellizzoni2010WorstCD,
  title={Worst case delay analysis for memory interference in multicore systems},
  author={Rodolfo Pellizzoni and Andreas Schranzhofer and Jian-Jia Chen and Marco Caccamo and Lothar Thiele},
  journal={2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010)},
  year={2010},
  pages={741-746}
}
Employing COTS components in real-time embedded systems leads to timing challenges. When multiple CPU cores and DMA peripherals run simultaneously, contention for access to main memory can greatly increase a task's WCET. In this paper, we introduce an analysis methodology that computes upper bounds to task delay due to memory contention. First, an arrival… CONTINUE READING

5 Figures & Tables

Topics

Statistics

0102030201020112012201320142015201620172018
Citations per Year

159 Citations

Semantic Scholar estimates that this publication has 159 citations based on the available data.

See our FAQ for additional information.