Work-in-progress: efficient pulsed-latch implementation for multiport register files


In this paper, register file design using pulsed latches is presented. Having some advantages in performance, area and power, pulsed latches represent an attractive implementation of register files. In addition, a proposed multiport register file architecture is introduced using single physical read/write ports to virtualize additional ports for read and… (More)


1 Figure or Table

Slides referencing similar topics