Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor

Sorry, there's nothing here.
010202011201220132014201520162017
Citations per Year

77 Citations

Semantic Scholar estimates that this publication has 77 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@article{Dighe2011WithinDieVD, title={Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor}, author={Saurabh Dighe and Sriram R. Vangal and Paolo A. Aseron and Shasi Kumar and Tiju Jacob and Keith A. Bowman and Jason Howard and James Tschanz and Vasantha Erraguntla and Nitin Borkar and Vivek De and Shekhar Y. Borkar}, journal={J. Solid-State Circuits}, year={2011}, volume={46}, pages={184-193} }