Wear rate leveling: Lifetime enhancement of PRAM with endurance variation

  title={Wear rate leveling: Lifetime enhancement of PRAM with endurance variation},
  author={Jianbo Dong and Lei Zhang and Yinhe Han and Ying Wang and Xiaowei Li},
  journal={2011 48th ACM/EDAC/IEEE Design Automation Conference (DAC)},
The limited write endurance of phase change random access memory (PRAM) is one of the major obstacles for PRAM-based main memory. Wear leveling techniques were proposed to extend its lifetime by balancing writes traffic. Another important concern that need to be considered is endurance variation in PRAM chips. When different PRAM cells have distinct endurance, balanced writes will result in lifetime degradation due to the weakest cells. Instead of balancing writes traffic, in this paper we… CONTINUE READING
Highly Cited
This paper has 42 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 32 extracted citations

Toss-up wear leveling: Protecting Phase-Change Memories from inconsistent write patterns

2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC) • 2017
View 10 Excerpts
Highly Influenced

Dynamic Wear Leveling for Phase-Change Memories With Endurance Variations

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2015
View 7 Excerpts
Highly Influenced

Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2015
View 16 Excerpts
Highly Influenced

SLC-enabled wear leveling for MLC PCM considering process variation

2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC) • 2014
View 8 Excerpts
Highly Influenced

A Collaborative Defense Against Wear Out Attacks in Non-Volatile Processors

2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC) • 2018
View 1 Excerpt

Durable Address Translation in PCM-Based Flash Storage Systems

IEEE Transactions on Parallel and Distributed Systems • 2017
View 1 Excerpt

Protect non-volatile memory from wear-out attack based on timing difference of row buffer hit/miss

Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017 • 2017
View 3 Excerpts

Endurance awarded compiling optimization

Wuhan University Journal of Natural Sciences • 2016


Publications referenced by this paper.
Showing 1-8 of 8 references

Characterizing and mitigating the impact of process variations on phase change based memory systems

2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2009
View 7 Excerpts
Highly Influenced

The Hungarian Method for the Assignment Problem

50 Years of Integer Programming • 2010
View 3 Excerpts
Highly Influenced

Enhancing lifetime and security of PCM-based Main Memory with Start-Gap Wear Leveling

2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO) • 2009
View 9 Excerpts
Highly Influenced

PDRAM: A hybrid PRAM and DRAM main memory system

2009 46th ACM/IEEE Design Automation Conference • 2009
View 5 Excerpts
Highly Influenced

Reliability investigations for manufacturable high density PRAM

2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual. • 2005
View 3 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…