Wafer-scale microdevice transfer/interconnect: its application in an AFM-based data-storage system

@article{Despont2004WaferscaleMT,
  title={Wafer-scale microdevice transfer/interconnect: its application in an AFM-based data-storage system},
  author={Michel Despont and Ute Drechsler and Rong-huan Yu and H. Bernhard Pogge and Peter Vettiger},
  journal={Journal of Microelectromechanical Systems},
  year={2004},
  volume={13},
  pages={895-901}
}
We have developed a robust, CMOS back end of the line (BEOL) compatible, wafer-scale device transfer, and interconnect method for batch fabricating systems on chip that are especially suitable for MEMS or VLSI-MEMS applications. We have applied this method to transfer arrays of 4096 free-standing cantilevers with good cantilever flatness control and high-density vertical electrical interconnects to the receiver wafer (typically CMOS). Such an array is used in a highly parallel, scanning-probe… CONTINUE READING
Highly Cited
This paper has 86 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 33 extracted citations

Thermosetting nano-imprint resists: novel materials for adhesive wafer bonding

2007 IEEE 20th International Conference on Micro Electro Mechanical Systems (MEMS) • 2007
View 7 Excerpts
Highly Influenced

Wafer-Level Heterogeneous Integration for MOEMS, MEMS, and NEMS

IEEE Journal of Selected Topics in Quantum Electronics • 2011
View 4 Excerpts
Highly Influenced

3-D Silicon Integration and Silicon Packaging Technology Using Silicon Through-Vias

IEEE Journal of Solid-State Circuits • 2006
View 2 Excerpts
Highly Influenced

Three-dimensional integration of suspended single-crystalline silicon MEMS arrays with CMOS

2015 28th IEEE International Conference on Micro Electro Mechanical Systems (MEMS) • 2015
View 1 Excerpt

87 Citations

01020'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 87 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 22 references

A demonstration of wafer-level layer transfer of high performance devices and circuits for three-dimensional integrated circuit fabrication

A. W. Topol
Proc. 2003 AVS 4th International Conference on Microelectronics and Interfaces, Santa Clara, CA, Mar. 2003, pp. 5–7. • 2003
View 1 Excerpt

Application of an SOI 0.12– m CMOS technology to SoCs with low-power and high-frequency circuits

J. O. Plouchart
IBM J. Res. Develop., vol. 47, no. 5/6, pp. 611–629, 2003. • 2003
View 1 Excerpt

Sept.) System-in-package or system-on-chip

C. Triga
EE- Times [Online]. Available: http://www.eetimes.com/story/OEG20 • 2003
View 1 Excerpt

Wafer-scale microdevice transfer/interconnect: from a new integration method to its application in an afm-based data-storage system

TRANSDUCERS '03. 12th International Conference on Solid-State Sensors, Actuators and Microsystems. Digest of Technical Papers (Cat. No.03TH8664) • 2003
View 5 Excerpts

Process compatible polysilicon-based electrical through-wafer interconnects in silicon substrates

E. M. Chow
J. Microelectromech. Syst., vol. 11, no. 6, pp. 631–640, 2002. • 2002
View 1 Excerpt

Bridging the chip/package process divide

H. B. Pogge
Proc. Advanced Metallization Conf. 2001 (AMC 2001), 2001, pp. 129–136. • 2001
View 1 Excerpt

System-on-a-chip challenged by stacked system-in-apackage technology

H. Asakura
Solid State Technol., vol. 46, no. 7, pp. 48–51, 2001. • 2001
View 1 Excerpt

system block module

T. Imoto et al., “Development of 3-dimensional module package
Proc. Digest 51st Electronics Components and Technology Conf., 2001, pp. 552–557. • 2001
View 1 Excerpt

Batch transfer integration of RF microrelays

V. Milanovic
IEEE Microwave Guided Wave Lett., vol. 10, no. 8, pp. 313–315, 2000. • 2000

Similar Papers

Loading similar papers…