Wafer-scale integration of analog neural networks

@article{Schemmel2008WaferscaleIO,
  title={Wafer-scale integration of analog neural networks},
  author={J. Schemmel and J. Fieres and K. Meier},
  journal={2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)},
  year={2008},
  pages={431-438}
}
  • J. Schemmel, J. Fieres, K. Meier
  • Published 2008
  • Computer Science
  • 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)
    • This paper introduces a novel design of an artificial neural network tailored for wafer-scale integration. The presented VLSI implementation includes continuous-time analog neurons with up to 16 k inputs. A novel interconnection and routing scheme allows the mapping of a multitude of network models derived from biology on the VLSI neural network while maintaining a high resource usage. A single 20 cm wafer contains about 60 million synapses. The implemented neurons are highly accelerated… CONTINUE READING
    View on IEEE
    kip.uni-heidelberg.de
    252 Citations
    Highly Influential Citations
    13
    Background Citations
    110
    Methods Citations
    63
    Results Citations
    3
    252 Citations
    Citation Type

    Citation Type

    Realizing biological spiking network models in a configurable wafer-scale hardware system
    • J. Fieres, J. Schemmel, K. Meier
    • Computer Science
    • 2008 IEEE International Joint Conference on Neural Networks (IEEE World Congress on Computational Intelligence)
    • 2008
    • 73
    • PDF
    Extending a Hardware Neural Network Beyond Chip Boundaries
    • 2009
    • 2
    • PDF
    A VLSI Design for Neuromorphic Computing
    • 8
    A wafer-scale neuromorphic hardware system for large-scale neural modeling
    • 485
    • PDF
    Configurable pulse routing architecture for accelerated multi-node neuromorphic systems
    • 1
    Implementing delay insensitive oscillatory neural networks using CMOS and emerging technology
    • 3
    A QoS network architecture to interconnect large-scale VLSI neural networks
    • 13
    • PDF
    A nanoelectronic building block for Spiking Neural Networks
    A 32 GBit/s communication SoC for a waferscale neuromorphic system
    • 44
    DANNA A Neuromorphic Computing VLSI Chip
    • 4

    References

    SHOWING 1-10 OF 23 REFERENCES
    Wafer-scale VLSI implementations of pulse coupled neural networks
    • 28
    A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitations
    • 100
    Implementing Synaptic Plasticity in a VLSI Spiking Neural Network Model
    • 146
    • PDF
    A new VLSI model of neural microcircuits including spike time dependent plasticity
    • 46
    Neuromimetic ICs with analog cores: an alternative for simulating spiking neural networks
    • 72
    • PDF
    Modeling Synaptic Plasticity within Networks of Highly Accelerated I&F Neurons
    • 113
    • PDF
    Robustness in biological neural networks
    • 13
    • PDF
    Redundancy and High-Volume Manufacturing Methods
    • 7
    • PDF
    An Analog VLSI System for Stereoscopic Vision
    • 259
    Attractor dynamics in a modular network model of neocortex
    • 90
    • PDF