Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques

@article{Cai2017VulnerabilitiesIM,
  title={Vulnerabilities in MLC NAND Flash Memory Programming: Experimental Analysis, Exploits, and Mitigation Techniques},
  author={Yu Cai and Saugata Ghose and Yixin Luo and Ken Mai and Onur Mutlu and Erich F. Haratsch},
  journal={2017 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  year={2017},
  pages={49-60}
}
Modern NAND flash memory chips provide high density by storing two bits of data in each flash cell, called a multi-level cell (MLC). An MLC partitions the threshold voltage range of a flash cell into four voltage states. When a flash cell is programmed, a high voltage is applied to the cell. Due to parasitic capacitance coupling between flash cells that are physically close to each other, flash cell programming can lead to cell-to-cell program interference, which introduces errors into… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-10 OF 50 CITATIONS

Architectural Techniques for Improving NAND Flash Memory Reliability

  • ArXiv
  • 2018
VIEW 10 EXCERPTS
CITES RESULTS, BACKGROUND & METHODS
HIGHLY INFLUENCED

Large Scale Studies of Memory, Storage, and Network Failures in a Modern Data Center

  • ArXiv
  • 2019
VIEW 4 EXCERPTS
CITES BACKGROUND & RESULTS
HIGHLY INFLUENCED

The RowHammer problem and other issues we may face as memory becomes denser

  • Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017
  • 2017
VIEW 5 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2016
2019

CITATION STATISTICS

  • 8 Highly Influenced Citations

  • Averaged 16 Citations per year from 2017 through 2019

References

Publications referenced by this paper.