Voltage-balance limits in four-level diode-clamped converters with passive front ends

@article{Pou2005VoltagebalanceLI,
  title={Voltage-balance limits in four-level diode-clamped converters with passive front ends},
  author={Josep Pou and Rafael Pindado and Dushan Boroyevich},
  journal={IEEE Transactions on Industrial Electronics},
  year={2005},
  volume={52},
  pages={190-196}
}
Multilevel diode-clamped converters with more than three levels cannot maintain voltage balance in the dc-link capacitors for some operating conditions due to the existence of dc currents in the middle points. Since capacitors are either completely charged or discharged for those conditions, this circumstance severely limits practical application of these converters. The limit explored in this paper is that the four-level converter cannot achieve voltage balance. Proper redundant vectors are… CONTINUE READING
Highly Influential
This paper has highly influenced 10 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 161 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
121 Citations
11 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 121 extracted citations

161 Citations

01020'07'10'13'16
Citations per Year
Semantic Scholar estimates that this publication has 161 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 11 references

The feedforward method of controlling three-level diode clamped converters with small DC-link capacitors

  • N. Celanovic, I. Celanovic, D. Boroyevich
  • Proc. IEEE PESC’01, vol. 3, Vancouver, BC, Canada…
  • 2001
1 Excerpt

Theoretical and practical limits in multilevel MPC inverters with passive front ends

  • M. Marchesoni, P. Tenca
  • Proc. Eur. Conf. Power Electronics and…
  • 2001
2 Excerpts

A comprehensive study of neutralpoint voltage balancing problem in three-level neutral-point-clamped voltage source PWM inverters

  • N. Celanovic, D. Boroyevich
  • IEEE Trans. Power Electron., vol. 15, no. 2, pp…
  • 2000
1 Excerpt

An optimal controller for voltage balance and power losses reduction in MPC AC / DC / AC converters , ” in

  • R. Pindado J. Pou, D. Boroyevich, P. Rodríguez, J. Vicente
  • Proc . IEEE PESC ’ 00
  • 2000

An optimal controller for voltage balance and power losses reduction in MPC AC/DC/AC converters

  • M. Marchesoni, M. Mazzucchelli, P. Tenca
  • Proc. IEEE PESC’00, vol. 2, Galway, Ireland, Jun…
  • 2000
2 Excerpts

Control of the dc-link neutral potential of a three-level GTO inverter as a part of the direct self control (DSC)

  • F. Springmeier, J. Steinke
  • Proc. 6th Conf. Power Electronics and Motion…
  • 1990
1 Excerpt

Switching frequency optimal PWM control of a threelevel inverter

  • J. K. Steinke
  • Proc. 3rd European Conf. Power Electronics and…
  • 1989
1 Excerpt

Similar Papers

Loading similar papers…