Virtual logic netlist: Enabling efficient RTL analysis

Early design analysis is essential for better design definition and efficient balancing of design effort and risk. In this paper, we introduce the concept of virtual logic netlist (VLN), a potentially incomplete yet representative hierarchical and logical netlist graph of the design. VLN enables early and rapid register transfer level (RTL) analysis using… CONTINUE READING