Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design

@article{Brauer2006ViaprogrammableEU,
  title={Via-programmable expanded universal logic gate in MCML for structured ASIC applications: circuit design},
  author={Elizabeth J. Brauer and Ilhan Hatirnaz and St{\'e}phane Badel and Yusuf Leblebici},
  journal={2006 IEEE International Symposium on Circuits and Systems},
  year={2006},
  pages={4 pp.-2896}
}
This paper presents a via-programmable expanded universal logic gate in MOS current-mode logic which can implement any 3-input Boolean function, and a significant subset of 4-input and 5-input functions. The universal logic gate is programmed with the first via mask, while metal3 and higher levels are used for cell-to-cell interconnections. Thus the cell is suitable for a structured ASIC design methodology. The circuit was used to create a functional cell library which can implement a wide… CONTINUE READING

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
5 Extracted Citations
3 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-3 of 3 references

efficient technology mapping to the universal logic gate

  • I. Hatirnaz, Y. Leblebici
  • 2004

flip-flop with reset, and buffer with 2x drive strength

  • R. G. Xu
  • This Chip
  • 2003

current sources and delays for each cell

  • M. Yamashina, H. Yamada
  • For each cell, the Shannon expansion was…
  • 1992

Similar Papers

Loading similar papers…