Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics

@article{Duan2009VersatilePA,
  title={Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics},
  author={Lide Duan and Bin Li and Lu Peng},
  journal={2009 IEEE 15th International Symposium on High Performance Computer Architecture},
  year={2009},
  pages={129-140}
}
The shrinking processor feature size, lower threshold voltage and increasing clock frequency make modern processors highly vulnerable to transient faults. Architectural Vulnerability Factor (AVF) reflects the possibility that a transient fault eventually causes a visible error in the program output, and it indicates a system's susceptibility to transient faults. Therefore, the awareness of the AVF especially at early design stage is greatly helpful to achieve a trade-off between system… CONTINUE READING
Highly Cited
This paper has 59 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 42 extracted citations

Accurate and Simplified Prediction of AVF for Delay and Energy Efficient Cache Design

Journal of Computer Science and Technology • 2011
View 7 Excerpts
Highly Influenced

Reliability-Aware Scheduling on Heterogeneous Multicore Processors

2017 IEEE International Symposium on High Performance Computer Architecture (HPCA) • 2017
View 1 Excerpt

60 Citations

0510'11'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 60 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 27 references

Characterizing Microarchitecture Soft Error Vulnerability Phase Behavior

14th IEEE International Symposium on Modeling, Analysis, and Simulation • 2006
View 4 Excerpts
Highly Influenced

Online Estimation of Architectural Vulnerability Factor for Soft Errors

2008 International Symposium on Computer Architecture • 2008
View 1 Excerpt

Roughness of microarchitectural design topologies and its implications for optimization

2008 IEEE 14th International Symposium on High Performance Computer Architecture • 2008
View 1 Excerpt

An Analysis of Microarchitecture Vulnerability to Soft Errors on Simultaneous Multithreaded Architectures

W. Zhang
In International Symposium on Performance Analysis of Systems and Software (ISPASS) • 2007
View 1 Excerpt

Similar Papers

Loading similar papers…