Verifying Temporal Properties of Sequential Machines Without Building their State Diagrams

  title={Verifying Temporal Properties of Sequential Machines Without Building their State Diagrams},
  author={Olivier Coudert and Jean Christophe Madre and Christian Berthet},
This paper presents the algorithm we have developed for proving that a finite state machine holds some properties expressed in temporal logic. This algorithm does not require the building of the state-transition graph nor the transition relation of the machine, so it overcomes the limits of the methods that have been proposed in the past. The verification algorithm presented here is based on Boolean function manipulations, which arc represented by typed decision graphs. Thanks to this canonical… CONTINUE READING
Highly Cited
This paper has 115 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 78 extracted citations

116 Citations

Citations per Year
Semantic Scholar estimates that this publication has 116 citations based on the available data.

See our FAQ for additional information.


Publications referenced by this paper.
Showing 1-10 of 14 references

Verification of Sequential Machines Using Boolean Functional Vectors

  • O. Coudert, C. Berthet, J. C. Madre
  • Proc. of the IFIP Int. Workshop,
  • 1989
Highly Influential
6 Excerpts

Automatic Verification of Synchronous Circuits Using Symbolic Logic Simulation and Temporal Logic

  • S. Bose, A. Fisher
  • Proc. of the IFIP Int. Wor~hop,
  • 1989
Highly Influential
6 Excerpts

An Executable Temporal Logic for Expressing Safety Properties

  • A. Bouajjani, J. C. Fernandez, N. Halbwachs
  • 1990
2 Excerpts

Madre,"Fonnal Boolean Manipulations for the Verification of Sequential Machines

  • O. Coudert, J.C.C. Berthet
  • in Proc. of the First European Design Automation…
  • 1990
1 Excerpt

Algorithms for Automated Protocol Validation

  • G. J . Holtzman
  • Computer Science: Automatic Verification Methods…
  • 1989

Original Concepts of PRIAM

  • J. P. Billon, J. C. Madre
  • an Industrial Tool for Efficient Formal…
  • 1988
2 Excerpts

Grumbreg, "Research on Automatic Verification of Finite-State Concurrent Systems

  • O. E . M . Clarke
  • Annual Revue Computing Science,
  • 1987
3 Excerpts

Similar Papers

Loading similar papers…