Vector Processing on Scalar Architectures

  title={Vector Processing on Scalar Architectures},
  author={Micah Beck and Antonio Castellanos},
A 64-bit processor must necessarily implement substantial parallelism in the movement and processing of data. Data movement is inherently parallel at the bit level, and many operations implemented in the integer unit exhibit bit-level parallelism. A microvector is an array of small data items or bit elds packed into a single word. Scalar operations performed on a microvector can be used to implement vector parallelism on its constituent elds. In this paper we present libuvec, a library for… CONTINUE READING


Publications citing this paper.
Showing 1-3 of 3 extracted citations

A Generalization of Cellular Automata

Complex Systems • 1995
View 5 Excerpts
Highly Influenced

Simulation of cellular automata

Future Generation Comp. Syst. • 1999
View 1 Excerpt


Publications referenced by this paper.

Similar Papers

Loading similar papers…