VSDF: Synchronous Data Flow for VLSI

Abstract

This article describes a modiied Synchronous Data Flow model which is suitable for modeling synchronous VLSI circuits. The target model takes advantage of the synchronous nature of the operations to eliminate buuering between circuits where possible. We introduce a temporal notation, and deene functions relevant to constructing a system. Des graphes de ots… (More)

Topics

  • Presentations referencing similar topics