VLSI implementation of an AES algorithm resistant to Differential Power Analysis attack

@article{Zhao2007VLSIIO,
  title={VLSI implementation of an AES algorithm resistant to Differential Power Analysis attack},
  author={Jia Zhao and Jun Han and Xiaoyang Zeng and Jun Hua Chen},
  journal={2007 7th International Conference on ASIC},
  year={2007},
  pages={838-841}
}
This paper proposes a low cost VLSI implementation of a masked AES algorithm resistant to DPA (Differential Power Analysis) attack. In order to minimize the influence of the modification to the hardware cost while enabling it resistant to DPA, such methods as altering calculation order, module reuse and composite field computation are employed to reduce chip area and maintain its speed. Using the HHNEC 0.25 mum CMOS process, the scale of the design is about 48 K equivalent gates and its system… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-10 of 10 references

A 2 Gb/s Balanced AES Crypto-Chip Implementation

  • F. K. Gurkaynak, D. Gasser, F. Hug, H. Kaeslin
  • Proceedings of the 14 ACM Great Lakes Symposium…
  • 2004

Efficient Implementation of Rijndael Encryption with Composite Field Arithmetic

  • A. Rudra et. al
  • Proceedings of Workshop on Cryptographic Hardware…
  • 2001
1 Excerpt

Similar Papers

Loading similar papers…