VLSI architecture and chip for combined invisible robust and fragile watermarking

@article{Mohanty2007VLSIAA,
  title={VLSI architecture and chip for combined invisible robust and fragile watermarking},
  author={Saraju P. Mohanty and Elias Kougianos and N. Ranganathan},
  journal={IET Computers & Digital Techniques},
  year={2007},
  volume={1},
  pages={600-611}
}
Research in digital watermarking is mature. Several software implementations of watermarking algorithms are described in the literature, but few attempts have been made to describe hardware implementations. The ultimate objective of the research presented in this paper was to develop low-power, highperformance, real-time, reliable and secure watermarking systems, which can be achieved through hardware implementations. In this paper, we discuss the development of a very-large-scale integration… CONTINUE READING
Highly Cited
This paper has 51 citations. REVIEW CITATIONS
31 Citations
36 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 31 extracted citations

51 Citations

0510'09'11'13'15'17
Citations per Year
Semantic Scholar estimates that this publication has 51 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 36 references

A Systems Level Design for Embedded Watermark Technique using DSC Systems

  • T. H. Tsai, C. Y Lu
  • Proceedings of the IEEE International Workshop on…
  • 2001
Highly Influential
4 Excerpts

Digital Watamerking of Images

  • S. P. Mohanty
  • M.S. thesis, Department of Electrical Engineering…
  • 1999
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…