VLSI Processor Architecture

@article{Hennessy1984VLSIPA,
  title={VLSI Processor Architecture},
  author={John L. Hennessy},
  journal={IEEE Transactions on Computers},
  year={1984},
  volume={C-33},
  pages={1221-1246}
}
  • J. Hennessy
  • Published 1 December 1984
  • Computer Science
  • IEEE Transactions on Computers
A processor architecture attempts to compromise between the needs of programs hosted on the architecture and the performance attainable in implementing the architecture. The needs of programs are most accurately reflected by the dynamic use of the instruction set as the target for a high level language compiler. In VLSI, the issue of implementation of an instruction set architecture is significant in determining the features of the architecture. Recent processor architectures have focused on… 

Figures and Tables from this paper

Measurement and evaluation of the MIPS architecture and processor
TLDR
Experimental results on the effectiveness of this processor as a program host are presented, using sets of large and small benchmarks, and several of the architectural and organizational innovations in MIPS are examined in light of this data.
ALU design and processor branch architecture
On-Chip Instruction Caches for High Performance Processors,
TLDR
This paper examines some important design issues and tradeoffs that maximize the performance of on-chip instruction caches, while retaining implementation ease in MIPS-X, a pipelined, 32-bit, reduced instruction set, 20 MIPS peak, CMOS processor designed at Stanford.
Improving Performance Of Small On-chip Instruction Caches
  • M. Farrens, A. Pleszkun
  • Computer Science
    The 16th Annual International Symposium on Computer Architecture
  • 1989
TLDR
An alternative approach is presented in this paper, in which a combination of an instruction cache, instruction queue and instruction queue buffer is used to achieve the same effect with a much smaller instruction cache size.
Design of a high performance VLSI processor
TLDR
The MIPS processor incorporates some new architectural ideas into a single-chip, nMOS implementation that simplifies the design, making it practical to implement the processor at a university.
Architecture for single-chip ASIC processor with integrated floating point unit
  • V. Oklobdzija
  • Computer Science
    [1988] Proceedings of the Twenty-First Annual Hawaii International Conference on System Sciences. Volume I: Architecture Track
  • 1988
TLDR
An architecture for a single-chip processor with emphasis on ASIC (application-specific integrated-circuit) implementation is presented, and fast floating-point and serial I/O units are included on the chip.
Performance effects of architectural complexity in the Intel 432
TLDR
The results indicate that the Intel 432 could have been speeded up very significantly if a small number of implementation decisions had been made differently, and if incrementally better technology had been used in its construction.
CMOS gate array implementation of the SPARC architecture
TLDR
The MB86900, referred to here as the integer unit (IU), is a high-performance microprocessor designed with high-speed CMOS gate-array technology and has a large on-chip register file that reduces the overhead of load and store operations considerably.
d d OVERVIEW OF THE PIPE PROCESSOR IMPLEMENTATION
TLDR
The PIPE processor is a 32-bit pipelined single chip processor with a simplified load-store instruction set, a 5 stage pipeline, a two-cycle ALU, and the following unique features: Architectural I/O queues that lie between the processor internals and the external memory.
On the design and performance of conventional pipelined architectures
TLDR
The aim of this paper is to present a critical review of conventional pipelined architectures and put some well-known problems in sharp relief, and introduce an alternative theory of pipelining, which is called Context Flow.
...
...

References

SHOWING 1-10 OF 68 REFERENCES
Reduced instruction set computer architectures for VLSI
TLDR
This dissertation shows that the recent trend in computer architecture towards instruction sets of increasing complexity leads to inefficient use of scarce resources and investigates the alternative of Reduced Instruction Set Computer (RISC) architectures which allow effective use of on-chip transistors in functional units that provide fast access to frequently used operands and instructions.
A VLSI RISC
TLDR
The hypothesis is that by reducing the instruction set one can design a suitable VLSI architecture that uses scarce resources more effectively than a CISC, and expects this approach to reduce design time, design errors, and the execution time of individual instructions.
Organization and VLSI implementation of MIPS
TLDR
Low level, streamlined instruction set coupled with a fast pipeline to achieve an instruction rate of two million instructions per second facilitates both processor control and interrupt handling in the pipeline.
How to Use 1000 Registers
TLDR
A spectrum of ways to exploit more registers in an architecture is discussed, ranging from programmer-managed cache (large numbers of explicitly-addressed registers, as in the Cray-1) to better schemes for automatically- managed cache.
Design of a high performance VLSI processor
TLDR
The MIPS processor incorporates some new architectural ideas into a single-chip, nMOS implementation that simplifies the design, making it practical to implement the processor at a university.
Concurrent VLSI Architectures
  • C. Seitz
  • Computer Science
    IEEE Transactions on Computers
  • 1984
This tutorial paper addresses some of the principles and provides examples of concurrent architectures and designs that have been inspired by VLSI technology. The circuit density offered by VLSI
Hardware/software tradeoffs for increased performance
TLDR
It is argued that the most effective design methodology must make simultaneous tradeoffs across all three areas: hardware, software support, and systems support.
The case for the reduced instruction set computer
TLDR
It is argued that the next generation of VLSI computers may be more effectively implemented as RISC's than CISC's, and in fact may even do more harm than good.
An overview of the mesa processor architecture
This paper provides an overview of the architecture of the Mesa processor, an architecture which was designed to support the Mesa programming system [4]. Mesa is a high level systems programming
Architecture of SOAR: Smalltalk on a RISC
TLDR
Initial evaluations of the effectiveness of the SOAR architecture by compiling and simulating benchmarks, and will prove SOAR's feasibility by fabricating a 35,000-transistor SOAR chip suggest that a Reduced Instruction Set Computer can provide high performance in an exploratory programming environment.
...
...