• Corpus ID: 3160070

VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique

@inproceedings{Shanthala2009VLSIDA,
  title={VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique},
  author={S. Shanthala and S. Y. Kulkarni},
  year={2009}
}
In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Real-time signal processing requires high speed and high throughput Multiplier-Accumulator (MAC) unit that consumes low power, which is always a key to achieve a high performance digital signal processing system. The purpose of this work is, design and implementation of a low power MAC unit with block enabling technique to save power. Firstly, a 1-bit MAC unit is… 

A Novel Low Power Multiply–Accumulate (MAC) Unit Design for Fixed Point Signed Numbers

TLDR
This work has various building blocks like firstly, Wallace tree multiplier since a multiplier is one of the key part for the processing of digital signal processing systems and secondly an accumulation block that is used to convert the output into BCD number.

FPGA Implementation of Low Power and High Speed 64-Bit Multiply Accumulate Unit for Wireless Applications

TLDR
64-bit MAC unit is designed and it performs multiplication and addition to accumulator at a time in a summation network and here two architectures are developed, i.e. merged and proposed architechtures.

APPROACHES TO DESIGN & IMPLEMENT HIGH SPEED-LOW POWER DIGITAL FILTER: REVIEW

  • Computer Science, Engineering
  • 2011
TLDR
This paper reviews several techniques and approaches used by previous authors for designing & implementing low powerhigh speed digital filters.

Optimization of FIR digital filter using low power MAC

TLDR
The purpose of this work is, design and implementation of Finite impulse response filter using a low power MAC unit with clock gating and pipelining techniques to save power.

DESIGN OF 6 TAP FIR FILTER USING VLSI FOR LOW POWER MAC

TLDR
The purpose of this work is to design and implementation of Finite impulse response filter using a low power MAC unit with clock gating and pipelining techniques to save power.

DESIGN OF LOW POWER MULTIPLIER USING CADENCE TOOL

This paper shows a low power and High Speed bypassing multiplier. The essential power decreases are gotten by tuning off MOS parts through multiplexers when the operands of multiplier are zero. The

Design and Implementation of High Performance Multiplier Using HDL

TLDR
The proposed work and system architecture which is based on booth algorithm and VHDL, which is suitable for throughput signal processing at the same time to achieved low power consumptions is described.

Evaluation of power efficient adder and multiplier circuits for FPGA based DSP applications

TLDR
An analysis of the implementation results in respect to delay, power requirement and implementation costs of the different 8, 16, 32 and 64 bit circuits that can be realized for implementing the basic fixed-point arithmetic units in FPGA is presented.

Design and Analysis of a Novel 8X8 Bit Signed/Unsigned Synchronous MAC Architecture Using Clock Gating Scheme for Fixed-Point Arithmetic

TLDR
Novel MAC architectures for Unsigned MAC, Unsigned synchronized MAC and Signed MAC are proposed and implemented using CMOS 90nm technology using Cadence Virtuoso and a detailed comparison with respect to power and area is done.

Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems

TLDR
A circuit-level implementation of the data paths in static and dynamic design styles is presented to explore the various performance-power tradeoffs involved and shows that the FPPE provides two orders of magnitude higher throughput.

References

SHOWING 1-9 OF 9 REFERENCES

A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design

TLDR
A new Pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio.

A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design

TLDR
A bit-level pipelined 12 b*12 b two's complement multiplier with a 27 b accumulator has been designed and fabricated in 1.0 mu m p-well CMOS technology to achieve 200 MHz off-chip communication while maintaining full CMOS logic levels.

High speed 8-bits x 8-bits Wallace Tree multiplier

TLDR
It has been proven that the pipelining method could increased the speed of the multiplier and is one of the high speed multiplier among the other types of multiplier.

Low-power CMOS digital design

TLDR
An architecturally based scaling strategy is presented which indicates that the optimum voltage is much lower than that determined by other scaling considerations, and is achieved by trading increased silicon area for reduced power consumption.

CMOS VLSI Design: A Circuits and Systems Perspective

TLDR
The authors draw upon extensive industry and classroom experience to introduce todays most advanced and effective chip design practices, and present extensively updated coverage of every key element of VLSI design, and illuminate the latest design challenges with 65 nm process examples.

Low-Power CMOS digital design(1992),

  • IEEE Journal of Solid-State Circuits,
  • 1992

A 1.5ns 32-bit CMOS ALU in Double pass-transistor logic

  • IEEE Journal of Solid state circuits,
  • 1993

A 1.5ns 32-bit CMOS ALU in Double pass-transistor logic

  • IEEE Journal of Solid state circuits
  • 1993

S

  • Samuel and R.W.Borderson
  • 1992