Corpus ID: 3160070

VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique

@inproceedings{Shanthala2009VLSIDA,
  title={VLSI Design and Implementation of Low Power MAC Unit with Block Enabling Technique},
  author={S. Shanthala and S. Y. Kulkarni},
  year={2009}
}
In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Real-time signal processing requires high speed and high throughput Multiplier-Accumulator (MAC) unit that consumes low power, which is always a key to achieve a high performance digital signal processing system. The purpose of this work is, design and implementation of a low power MAC unit with block enabling technique to save power. Firstly, a 1-bit MAC unit is… Expand
A novel low power and high speed Multiply-accumulate (MAC) unit design for floating-point numbers
  • N. Babu, R. Sarma
  • Computer Science
  • 2015 International Conference on Smart Technologies and Management for Computing, Communication, Controls, Energy and Materials (ICSTM)
  • 2015
TLDR
This work is on a low power and high speed Multiply-accumulate unit that is the basic block in digital processing systems and the implementation consists of multiplier, register, binary to BCD converter; Adder and BCD block which make the overall output of the MAC to be in the BCD format. Expand
A Novel Low Power Multiply–Accumulate (MAC) Unit Design for Fixed Point Signed Numbers
In the emerging technologies the low power designs play a critical role of operations. Our proposed work is on the low power MAC unit that is used to find the fixed point signed numbers. The proposedExpand
FPGA Implementation of Low Power and High Speed 64-Bit Multiply Accumulate Unit for Wireless Applications
The MAC operation is the main computational kernel in Digital Signal Processing (DSP) architectures. The MAC unit is considered as one of the fundamental operations in DSP and it becomes a basicExpand
APPROACHES TO DESIGN & IMPLEMENT HIGH SPEED-LOW POWER DIGITAL FILTER: REVIEW
  • 2011
Digital Filters are important elements of Digital Signal Processing (DSP) systems. Digital Filters can be realized by various Digital Filter Structures like Direct Form-I, Direct Form-II, Cascade,Expand
Optimization of FIR digital filter using low power MAC
In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Multiplier-Accumulator (MAC) unit that consumes low power is always aExpand
DESIGN OF 6 TAP FIR FILTER USING VLSI FOR LOW POWER MAC
In the majority of digital signal processing (DSP) applications the critical operations are the multiplication and accumulation. Multiplier-Accumulator (MAC) unit that consumes low power is always aExpand
Design and Implementation of High Performance Multiplier Using HDL
This represents an area efficient implementation of a high performance parallel multiplier. Radix-4 Booth multiplier with 3:2 compressors and Radix-8 Booth multiplier with 4:2 compressors areExpand
Evaluation of power efficient adder and multiplier circuits for FPGA based DSP applications
TLDR
An analysis of the implementation results in respect to delay, power requirement and implementation costs of the different 8, 16, 32 and 64 bit circuits that can be realized for implementing the basic fixed-point arithmetic units in FPGA is presented. Expand
Design and Analysis of a Novel 8X8 Bit Signed/Unsigned Synchronous MAC Architecture Using Clock Gating Scheme for Fixed-Point Arithmetic
TLDR
Novel MAC architectures for Unsigned MAC, Unsigned synchronized MAC and Signed MAC are proposed and implemented using CMOS 90nm technology using Cadence Virtuoso and a detailed comparison with respect to power and area is done. Expand
Design and Evaluation of High-Performance Processing Elements for Reconfigurable Systems
TLDR
A circuit-level implementation of the data paths in static and dynamic design styles is presented to explore the various performance-power tradeoffs involved and shows that the FPPE provides two orders of magnitude higher throughput. Expand
...
1
2
3
...

References

SHOWING 1-9 OF 9 REFERENCES
A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder design
TLDR
A new Pipelined full-adder circuit structure for the implementation of pipelined arithmetic modules has the advantages of high operational speed, smallest transistor count, and the low power/speed ratio. Expand
A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell design
TLDR
A bit-level pipelined 12 b*12 b two's complement multiplier with a 27 b accumulator has been designed and fabricated in 1.0 mu m p-well CMOS technology to achieve 200 MHz off-chip communication while maintaining full CMOS logic levels. Expand
High speed 8-bits x 8-bits Wallace Tree multiplier
This final year project (FYP) is to analyze the design of Wallace Tree multiplier. For simplicity, unsigned operands are chosen and main focus on the short word widths commonly used in mostExpand
Low-power CMOS digital design
Motivated by emerging battery-operated applications that demand intensive computation in portable environments, techniques are investigated which reduce power consumption in CMOS digital circuitsExpand
CMOS VLSI Design: A Circuits and Systems Perspective
For both introductory and advanced courses in VLSI design, this authoritative, comprehensive textbook is highly accessible to beginners, yet offers unparalleled breadth and depth for more experiencedExpand
A 1.5ns 32-bit CMOS ALU in Double pass-transistor logic
  • IEEE Journal of Solid state circuits,
  • 1993
A 1.5ns 32-bit CMOS ALU in Double pass-transistor logic
  • IEEE Journal of Solid state circuits
  • 1993
Low-Power CMOS digital design(1992),
  • IEEE Journal of Solid-State Circuits,
  • 1992
S
  • Samuel and R.W.Borderson
  • 1992