VHDL generation from SDL specifications

  title={VHDL generation from SDL specifications},
  author={Gilberto Fernandes Marchioro},
The aim of this paper is to present an approach that allows the generation of VHDL from system level speci cations in SDL. Our approach overcome the main known problem encountered by previous work which is the communication between di erent processes. We allow SDL communication to be translated into VHDL for synthesis. This is made possible by the use of an intermediate form that support a powerful communication model which enable the representation in a synthesis oriented manner of most… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 24 extracted citations


Publications referenced by this paper.
Showing 1-10 of 17 references

Figuerido, An Algorithm for the translation of SDL into Synthesizable VHDL

  • R.J.O.I.S. Bonatti
  • Current Issue in Electronic Modelling,
  • 1995
Highly Influential
4 Excerpts

Kronlof, Integration of SDL and VHDL for High Level Digital Design, Proceedings of the European Design Automation Conference with Euro-VHDL

  • K. O. Pulkkinen
  • 1992
Highly Influential
5 Excerpts

L opez et all, A Codesign Methodology Based on Formal Speci cations and High Level Estimation

  • J.C.C. Carreras
  • Proceedings of the CODES/CASHE workshop,
  • 1996
1 Excerpt

Communication Protocols Implemented in Hardware : VHDL Generation from Estelle

  • J. Wytrebwicz, S. Budkowski
  • Current Issue in Electronic Modelling,
  • 1995

Similar Papers

Loading similar papers…