VHDL-based behavioural description of pipeline ADCs