• Corpus ID: 5913338

VHDL Modeling of Convolutional Interleaver- Deinterleaver for Efficient FPGA Implementation

  title={VHDL Modeling of Convolutional Interleaver- Deinterleaver for Efficient FPGA Implementation},
  author={Bijoy Kumar Upadhyaya and Salil Kumar Sanyal},
Interleaving along with error correction coding is an effective way to deal with different types of error in digital data communication. Error burst due to multipath fading and from other sources in a digital channel may be effectively combated by interleaving technique. In this paper an efficient technique to model convolutional interleaver using a hardware description language is proposed and implemented on field programmable gate array (FPGA) chip. Our technique utilizes embedded shift… 

Figures and Tables from this paper

A DDR3 memory based time interleaving FPGA implementation for ISDB-T standard

This paper presents a DDR3 memory based FPGA implementation of the ISDB-T time interleaving stage that is both area-efficient and highly reconfigurable.

Design and ASIC Implementation of a 3 GPP LTE-Advance Turbo Encoder and Turbo Decoder

A low-complexity Soft Input Soft Output (SISO) turbo decoder for memory architecture to enable the Turbo decoding that achieves minimum latency and achieves 50% reduction in computation time along with reduced BER (e-3).

Novel design of WiMAX multimode interleaver for efficient FPGA implementation using finite state machine based address generator

A novel and efficient technique to model WiMAX multimode interleaver using hardware description language and optimized FPGA's embedded resource based memory, which shows better performance in terms of maximum operating frequency, and FGPA resource utilization compared to existing FPGa techniques.

Efficient Interleaver Design for MIMO-OFDM Based Communication Systems on FPGA

The finite state machine baesd interleaver shows the better performance like maximum frequency and FPGA resources utilization as compared to previous FPGAs techniques.

Novel design of Address Generator for WiMAX multimode interleaver using FPGA based finite state machine

This paper presents a finite state machine based novel technique to model the Address Generation circuitry of WiMAX multimode interleaver using VHDL on FPGA platform with all code rates and modulation schemes of IEEE 802.16e standard.

Implementation of Efficient Multimode Block Interleaver for WiMAX

The proposed work presents that a modification in the FSM of address generator for WiMAX Interleaver provides a considerable improvement in terms of logic cells and slice flip flops used, and an efficient multimode WiMAX interleaver has been implemented using VHDL.

Implementation of a Block Interleaver Structure for use in Wireless Channels

An efficient model of a block interleaver using a hardware description language (Verilog) is proposed, which reduces consumption of FPGA resources to a large extent, which implies low power consumption.

Design and Performance analysis of a 3GPP LTE/LTE-Advance turbo decoder using software reference models

A low-complexity soft Input Soft Output (SISO) turbo decoder for memory architecture is proposed to enable the Turbo decoding that achieves minimum latency and achieves 50% reduction in computation time along with reduced BER (e-3).

Low complexity and area efficient reconfigurable multimode interleaver address generator for multistandard radios

A low complexity and area efficient reconfigurable architecture for multimode interleaver address generator to support multiple wireless standards and a reduction of 60% in resource utilisation and an improvement of 46% in operating frequency are proposed.



An FPGA prototype of a forward error correction (FEC) decoder for ATSC digital TV

The paper presents the development of an FEC decoder for ATSC digital TV that can achieve the threshold of visibility (TOV) at 14.9 dB and 18.8 dB in the cases without and with NTSC rejection filter respectively.

A low complexity FEC design for DAB

  • J. KimY. LimM. Lee
  • Computer Science
    ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)
  • 2001
FEC block hardware size in DAB system, is considered to have the benefit of efficient usage and a proposed architecture has only 8 GF-multipliers and 4 GF-adders in RS coder, 2 RAM(128) and 4 RAM(256) in convolutional interleaver.

Convolutional interleaving for digital radio communications

  • S. Hanna
  • Business, Computer Science
    Proceedings of 2nd IEEE International Conference on Universal Personal Communications
  • 1993
This paper addresses the realization and performance of a convolutional interleaver that cuts down time-delay and memory space increase considerably and is presented for convolutionally coded and interleaved QPSK transmission over Rayleigh and Rician flat-fading channels at different interference levels.

Block interleaving for soft decision Viterbi decoding in OFDM systems

  • V. NguyenH. Kuchenbecker
  • Business
    IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings (Cat. No.01CH37211)
  • 2001
In this paper, frequency and time interleaving algorithms used for soft decision Viterbi decoding for OFDM systems, performed on frequency-selective and time-selective channels respectively, are

Interleaver design for serially concatenated convolutional codes: theory and application

A theoretical framework for interleaver optimization based on a cost function closely tied to the asymptotic bit-error rate of the block code C/sub s/ resulting from proper termination of the constituent codes in the SCCC code.

Interleaving for combating bursts of errors

The fundamentals and algorithms of the state of the art of M-D interleaving - the t-interleaved array approach by Blaum, Bruck and Vardy and the successive packing approach by Shi and Zhang are presented and analyzed and the performance comparison between different approaches is made.

Interleaver design for turbo codes

  • B. HeM. Wang
  • Computer Science
    Proceedings of ICICS, 1997 International Conference on Information, Communications and Signal Processing. Theme: Trends in Information Systems Engineering and Wireless Multimedia Communications (Cat.
  • 1997
It is shown that the performance of a turbo code can be enhanced by the interleaver obtained from the proposed design procedure based on the generator matrices.

Burst-Correcting Codes for the Classic Bursty Channel

The method is to define an idealized model, called the classic bursty channel, toward which most burst-correcting schemes are explicitly or implicitly aimed, and to bound the best possible performance on this channel to exhibit classes of schemes which are asymptotically optimum.

VHDL: Programming by Example

This chapter discusses Behavioral Modeling, Sequential Processing, Subprograms and Packages, and At Speed Debugging Techniques.

Cyclone III Device Handbook, vol. 1

  • 2007 available at www.altera.com.
  • 2007