Corpus ID: 42042644

VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS

@inproceedings{Vaibhav2014VHDLIO,
  title={VHDL IMPLEMENTATION OF FLOATING POINT MULTIPLIER USING VEDIC MATHEMATICS},
  author={I. V. Vaibhav and K. Saicharan and B. Sravanthi and Dasaiah Srinivasulu},
  year={2014}
}
This project presents a binary floating point multiplier based on Vedic algorithm. To improve power efficiency a new algorithm called URDHVA-TRIYAKBHYAM has been implemented for 24 X 24 bit multiplier design. By using this approach number of components can be decreased and complexity of hardware circuit can be decrease. In this project, Vedic multiplication technique is used to implement IEEE 754 floating point multiplier. The Urdhava-Triyakbhym sutra is used for the multiplication of Mantissa… Expand
5 Citations

Tables from this paper

Design of Vedic IEEE 754 floating point multiplier
  • Soumya Havaldar, K. Gurumurthy
  • Computer Science
  • 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)
  • 2016
  • 11
FPGA implementation of delay optimized single precision floating point multiplier
  • K. Paldurai, K. Hariharan
  • Computer Science
  • 2015 International Conference on Advanced Computing and Communication Systems
  • 2015
  • 14
Design and Implementation of FPGA Based 32 Bit Floating Point Processor for DSP Application
  • Anand S. Burud, P. Bhaskar
  • Computer Science
  • 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA)
  • 2018
  • 4

References

SHOWING 1-2 OF 2 REFERENCES
Power-delay characteristics of CMOS adders
  • 66