VANNGen: a flexible CAD tool for hardware implementation of artificial neural networks

  title={VANNGen: a flexible CAD tool for hardware implementation of artificial neural networks},
  author={Andr{\'e} L. S. Braga and Carlos H. Llanos and Mauricio Ayala-Rinc{\'o}n and Ricardo Pezzuol Jacobi},
  journal={2005 International Conference on Reconfigurable Computing and FPGAs (ReConFig'05)},
  pages={8 pp.-13}
The inherent parallelism of artificial neural networks (ANNs) introduces several difficulties for its software implementation because of the sequential nature of von Neumann architectures. In contrast, hardware implementations offer the possibility to explore the massive parallelism implicit in this model. Also, due to the dynamic nature of ANN's synapses, a flexible hardware platform is required for obtaining efficient solutions. Implementations of ANNs in FPGAs overcome the lack of… CONTINUE READING


Publications referenced by this paper.
Showing 1-8 of 8 references

Towards an FPGA Based Reconfigurable Computing Environment for Neural Networks Implementation

J. Zhu, G. J. Milne, B. K. Gunther
In proceeding of Conference in Artificial Neural Networks. Conference publication No. 470, • 1999
View 5 Excerpts
Highly Influenced

Reconfigurable Approach to Digital Implementation of Neural Networks

V. Groza, A B. Noory
In IEEE International Symposium on Signals, Circuits & Systems, • 2003
View 5 Excerpts
Highly Influenced

Configware and morphware going mainstream

Journal of Systems Architecture • 2003
View 1 Excerpt

Neural Networks in FPGAs

A. M. Omondi, J. C. Rajapakse
Proceedings of the 9 International Conference on Neural Information Processing (ICONNIP’02) • 2002

Array Explorer: A New CAD Environment to Optimize Reconfigurable Datapath Array Architectures. 5 Asia and South Pacific Design Automation

R. Hartenstein, M. Herz, T. Hoffmann, U. Nageldinger. Kress
View 1 Excerpt

Neural Networks, a Comprehensive Foundation. 2 edition

S. Hayin
View 1 Excerpt

FIR filters with field-programmable gate arrays

VLSI Signal Processing • 1993
View 2 Excerpts

Similar Papers

Loading similar papers…