V60/V70 microprocessor and its systems support functions

  title={V60/V70 microprocessor and its systems support functions},
  author={Y. Yano and Y. Koumoto and Yoshikuni Sato},
  journal={Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference},
  • Y. Yano, Y. Koumoto, Yoshikuni Sato
  • Published 1988
  • Computer Science
  • Digest of Papers. COMPCON Spring 88 Thirty-Third IEEE Computer Society International Conference
Two advanced 32-bit microprocessors, the V60 and V70 ( mu PD70616 and mu PD70632, respectively), and their support functions for operating systems and high-reliability systems are described. Three operating system functions, namely, the virtual memory support functions, context-switch functions, and asynchronous trap functions are examined. A basic mechanism for high-reliability-system implementation, called FRM (functional redundancy monitoring), is discussed. FRM allows a system to be… Expand
5 Citations
Realizing the V80 and its system support functions
An overview is given of the architecture of an overall design considerations for the 11-unit, 32-b V80 microprocessor, which includes two 1-kB cache memories and a branch prediction mechanism that isExpand
Real-time UNIX operating system: RX-UX 832
RX-UX 832 allows system designers to use standard UNIX as its man-machine interface to build fault tolerant systems with sophisticated operability and provides high-quality software applications on the high performance microchips. Expand
Self-checking and recovering microprocessor G100FTS for fault-tolerant systems
The architecture and implementation of an application-specific processor, the G100FTS, designed for fault-tolerant systems are described. The G100FTS integrates the core processor and the supportExpand
A Fault Tolerant Microprocessor with Self-Checking and Recovering Functions
An architecture of a fault tolerant microprocessor is described that can construct a practical fault tolerant system without any influences to both hardware and software. Expand
A 6.7-MFLOPS floating-point coprocessor with vector/matrix instructions
An 80-bit floating-point coprocessor which implements 24 vector/matrix instructions and 22 mathematical functions is described and the performance of 6.7 MFLOPS in the vector-matrix multiplication at 20 MHz has been attained by the use of parallel operations. Expand


A 32b CMOS VLSI microprocessor with on-chip virtual memory management
The integrated memory management unit (MMU) has a 16-entry full associative Translation Look-aside Buffer (TLB) and a protection check circuitry, which can translate the virtual address to real address in 36ns in worst case. Expand