Utilizing interdependent timing constraints to enhance robustness in synchronous circuits

@article{Salman2012UtilizingIT,
  title={Utilizing interdependent timing constraints to enhance robustness in synchronous circuits},
  author={Emre Salman and Eby G. Friedman},
  journal={Microelectronics Journal},
  year={2012},
  volume={43},
  pages={119-127}
}
Interdependent setup-hold times are exploited during the design process to improve the robustness of a circuit. Considering this interdependence only during static timing analysis (STA), as demonstrated in the previous work, is insufficient to fully exploit the capabilities offered by interdependence. This result is due to the strong dependence of STA results on the specific circuit, cell library, and operating frequency. Interdependence is evaluated in this paper for several technologies to… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-6 of 6 extracted citations

An analytical model for interdependent setup/hold-time characterization of flip-flops

2017 18th International Symposium on Quality Electronic Design (ISQED) • 2017
View 6 Excerpts
Highly Influenced

Error Probability Models to Facilitate Approximate Computing in TFET based Circuits

2018 IEEE International Symposium on Circuits and Systems (ISCAS) • 2018
View 1 Excerpt

Timing Analysis and Optimization Based on Flexible Flip-Flop Timing Model

2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) • 2016
View 2 Excerpts

Criticality-dependency-aware timing characterization and analysis

2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) • 2015
View 1 Excerpt

New game, new goal posts: A recent history of timing closure

2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) • 2015
View 1 Excerpt

Timing margin recovery with flexible flip-flop timing model

Fifteenth International Symposium on Quality Electronic Design • 2014
View 2 Excerpts

References

Publications referenced by this paper.
Showing 1-10 of 16 references

Attaining Thermal Integrity in Nanometer Chips

2007 IEEE International Symposium on Circuits and Systems • 2007
View 1 Excerpt

Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2007
View 7 Excerpts

Power supply variation effects on timing characteristics of clocked registers

2006 IEEE International Symposium on Circuits and Systems • 2006
View 1 Excerpt

Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution

2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177) • 2001
View 1 Excerpt

Similar Papers

Loading similar papers…