Using the reverse-carry approach for double datapath floating-point addition

@article{Bruguera2001UsingTR,
  title={Using the reverse-carry approach for double datapath floating-point addition},
  author={Javier D. Bruguera and Tom{\'a}s Lang},
  journal={Proceedings 15th IEEE Symposium on Computer Arithmetic. ARITH-15 2001},
  year={2001},
  pages={203-210}
}
The double-datapath organization of a floating-point adder results in reduced latency. One of the main characteristics of this organization is the combination of addition/subtraction with rounding into a single add/round module, which is implemented as one pipeline stage and might be responsible for the cycle time. We propose the utilization of the most-significant carry detector and the corresponding adder using the reverse-carry approach to reduce the latency of this add/round module. In… CONTINUE READING

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-3 OF 3 CITATIONS

Tunable Floating-Point Adder

  • IEEE Transactions on Computers
  • 2019
VIEW 1 EXCERPT
CITES METHODS

Delay-optimized implementation of IEEE floating-point addition

  • IEEE Transactions on Computers
  • 2004
VIEW 2 EXCERPTS
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-4 OF 4 REFERENCES

Reduced latency IEEE floating-point standard adder architectures

  • Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336)
  • 1999

UltraSPARC: the next generation superscalar 64-bit SPARC

  • Digest of Papers. COMPCON'95. Technologies for the Information Superhighway
  • 1995

LSI Logic . LCB 5 UUK Design Manual , 1995 . S . Oberman , G . Favor , and F . Weber . Amd 3 dnow ! technology : Architecture and implementations

G. Bewick M. R. Santoro
  • IEEE Micro An improved algorithm for high - speed floating - point addition