Using redundancy to break the link between accuracy and speed in an adc

@article{Flynn2003UsingRT,
  title={Using redundancy to break the link between accuracy and speed in an adc},
  author={M. Flynn and Ivan Bogue},
  journal={Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)},
  year={2003},
  volume={1},
  pages={850-853}
}
  • M. Flynn, Ivan Bogue
  • Published 2003
  • Computer Science
  • Proceedings of the 20th IEEE Instrumentation Technology Conference (Cat. No.03CH37412)
  • A M Analog redundancy breaks the link between accuracy and speed in analog circuits. This technique has particular relevance IO analog to digital conversion. As feature size and supply voltage shrink, calibration based on redundancy of flash analog-to-digital converlers is becoming attractive. This new scheme allows accuracy to be achieved through the use of redundancy and reassignment, effectively decoupling analog performance from component matching. Very large comparator offsets (several… CONTINUE READING
    11 Citations
    On flash A/D-converters with low-precision comparators
    • 8
    • PDF
    On the Static Resolution of Digitally Corrected Analog-to-Digital and Digital-to-Analog Converters With Low-Precision Components
    • 22
    • Highly Influenced
    • PDF
    Calibration Techniques for Digitally Assisted Nyquist-Rate ADCs
    • 1
    • PDF
    Highly digital, low-cost design of statistic signal acquisition in SoCs
    • A. Souza, L. Carro
    • Computer Science
    • Proceedings Design, Automation and Test in Europe Conference and Exhibition
    • 2004
    • 5
    A comparison of totally digital ADCs for SOCs
    • 5
    Analog Acquisition Using Multilevel Statistical Sampling
    • PDF
    Robust low-cost analog signal acquisition with self-test capabilities
    • A. Souza, L. Carro
    • Computer Science
    • 19th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2004. DFT 2004. Proceedings.
    • 2004
    • 3
    On analog decoders and digitally corrected converters
    • 6
    Dual op amp, LDO regulator with power supply gain suppression for CMOS smart sensors and microsystems
    • 2
    Statistical acquisition for embedded instrumentation
    • A. de Souza, L. Carro
    • Computer Science
    • Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510)
    • 2004
    • 5

    References

    SHOWING 1-8 OF 8 REFERENCES
    A "digital" 6-bit ADC in 0.25-μm CMOS
    • 83
    • PDF
    Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits
    • 117
    • PDF
    Stcyacn, “Impact of transistor mismatch on lhc speedaccuracy-power tradc-off of analog CMOS circnits
    • in Proc. Custom Integrated Circuits Conference,
    • 1996
    Pnnciplcs of Data Convcrsion Systcm Design, Ncw York, IEEE Prcss
    • 1995
    A 25-Mds 8bit CMOS AID converter
    • IEEE I. SSC,
    • 1994
    A Technique For Reducing Differential Non-linearity Errors In Flash A/D Converters
    • K. Kattmann, J. Barrow
    • Engineering
    • 1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
    • 1991
    • 145