Using Queues for Register File Organization in VLIW Architectures by Marcio

@inproceedings{Fernandes1997UsingQF,
  title={Using Queues for Register File Organization in VLIW Architectures by Marcio},
  author={M. Helena Fernandes and Josep Llosa and Nigel Topham},
  year={1997}
}
Software pipelining is an eeective technique for increasing the throughput of loops in superscalar or VLIW machines. However, software pipelining generates high register pressure, which in some cases requires the introduction of spill code into the schedule. This report shows that large multi-ported register les present signiic-ant problems in the construction of scalable VLIW systems. In an attempt to address this problem we are investigating the possibilities for VLIW architectures in which… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 13 extracted citations

The QC-2 parallel Queue processor architecture

J. Parallel Distrib. Comput. • 2008
View 1 Excerpt
Highly Influenced

Dual-execution mode processor architecture

The Journal of Supercomputing • 2007
View 1 Excerpt
Highly Influenced

Multicore Systems On-Chip: Practical Software/Hardware Design

Atlantis Ambient and Pervasive Intelligence • 2013
View 1 Excerpt

Design and implementation of a queue compiler

Microprocessors and Microsystems - Embedded Hardware Design • 2009
View 1 Excerpt

New Code Generation Algorithm for QueueCore An Embedded Processor with High ILP

Eighth International Conference on Parallel and Distributed Computing, Applications and Technologies (PDCAT 2007) • 2007
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 26 references

Limits of Instruction-Level Parallelism

ASPLOS • 1991
View 13 Excerpts
Highly Influenced

Iterative Modulo Scheduling

International Journal of Parallel Programming • 1996
View 3 Excerpts
Highly Influenced

Ictineo: Una herramienta para la investigacion en paralelismo a nivel de instrucciones

E. Ayguad e, C. Barrado, +6 authors M. Valero
In VI Jornadas de Paralelismo, • 1995
View 1 Excerpt

Partitioned register file for TTAs

Proceedings of the 28th Annual International Symposium on Microarchitecture • 1995
View 2 Excerpts

Stage scheduling: a technique to reduce the register requirements of a modulo schedule

Proceedings of the 28th Annual International Symposium on Microarchitecture • 1995

Similar Papers

Loading similar papers…