Use of Embedded FPGA Resources in Implementations of Five Round Three SHA-3 Candidates

@inproceedings{Sharif2011UseOE,
  title={Use of Embedded FPGA Resources in Implementations of Five Round Three SHA-3 Candidates},
  author={Malik Umar Sharif and Rabia Shahid and Marcin Rogawski and Kris Gaj},
  year={2011}
}
In this paper, we present results of the comprehensive study devoted to the optimization of FPGA implementations of SHA-2 and five SHA-3 finalists using embedded FPGA resources, such as Digital Signal Processing (DSP) units and Block Memories. Our methodology involves implementing, characterizing, and comparing all algorithms with a focus on minimizing the amount of reconfigurable logic resources, and achieving a better balance between the use of reconfigurable and embedded resources. All… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

Design of high-throughput SHA-256 hash function based on FPGA

2017 6th International Conference on Electrical Engineering and Informatics (ICEEI) • 2017
View 5 Excerpts
Highly Influenced

The Hash Function BLAKE

Information Security and Cryptography • 2014
View 3 Excerpts
Highly Influenced

Resource efficient and area optimized Gr⊘stl implementation on FPGA

2012 International Conference on Open Source Systems and Technologies • 2012
View 3 Excerpts
Highly Influenced

Evaluation of the CAESAR hardware API for lightweight implementations

2017 International Conference on ReConFigurable Computing and FPGAs (ReConFig) • 2017

Comparison of multi-purpose cores of Keccak and AES

2015 Design, Automation & Test in Europe Conference & Exhibition (DATE) • 2015
View 1 Excerpt

FPGA implementation of new standard hash function Keccak

2014 IEEE 3rd Global Conference on Consumer Electronics (GCCE) • 2014

Leveraging the DSP48E1 block in lightweight cryptographic implementations

2013 IEEE 15th International Conference on e-Health Networking, Applications and Services (Healthcom 2013) • 2013
View 2 Excerpts

A High-Speed Unified Hardware Architecture for AES and the SHA-3 Candidate Grøstl

2012 15th Euromicro Conference on Digital System Design • 2012
View 1 Excerpt

Signal Processing for Cryptography and Security Applications

Handbook of Signal Processing Systems • 2010
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-8 of 8 references

FPGA and ASIC Implementations of AES

Cryptographic Engineering • 2009
View 5 Excerpts

Fair and Comprehensive Methodology for Comparing Hardware Performance of Fourteen Round Two SHA - 3 Candidates Using FPGAs

M. Rogawski Homsirikamol, K. Gaj
-1

Similar Papers

Loading similar papers…