UnSync-CMP: Multicore CMP Architecture for Energy-Efficient Soft-Error Reliability

@article{Jeyapaul2014UnSyncCMPMC,
  title={UnSync-CMP: Multicore CMP Architecture for Energy-Efficient Soft-Error Reliability},
  author={Reiley Jeyapaul and Fei Hong and Abhishek Rhisheekesan and Aviral Shrivastava and Kyoungwoo Lee},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  year={2014},
  volume={25},
  pages={254-263}
}
Reducing device dimensions, increasing transistor densities, and smaller timing windows, expose the vulnerability of processors to soft errors induced by charge carrying particles. Since these factors are only consequences of the inevitable advancement in processor technology, the industry has been forced to improve reliability on general purpose chip multiprocessors (CMPs). With the availability of increased hardware resources, redundancy-based techniques are the most promising methods to… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 10 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 29 references

Addressing Soft Errors in ARM Core-based Designs

  • R. Phelan
  • technical report, ARM, 2003.
  • 2003
Highly Influential
9 Excerpts

Alpha Particle or Neutron SER-What Will Dominate in Future IC Technology?

  • C. Slayman
  • ewh.ieee.org/soc/ cpmt/presentations/cpmt0910e…
  • 2010
1 Excerpt

User Manuals for Cadence Encounter Tool Set Version 09 . 10p 104 , ” cadence

  • R. Balasubramonian N. Muralimanohar, N. P. Jouppi
  • 2009

User Manuals for Cadence Encounter Tool Set Version 09.10-p104

  • C. Inc.
  • cadence.com/products/ld/rtl_compiler, 2009.
  • 2009
2 Excerpts

Similar Papers

Loading similar papers…