Ultralow-Energy Variation-Aware Design: Adder Architecture Study

@article{Dorosti2016UltralowEnergyVD,
  title={Ultralow-Energy Variation-Aware Design: Adder Architecture Study},
  author={Hamed Dorosti and Ali Teymouri and Sied Mehdi Fakhraie and Mostafa E. Salehi},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  year={2016},
  volume={24},
  pages={1165-1168}
}
Power consumption of digital systems is an important issue in nanoscale technologies and growth of process variation makes the problem more challenging. In this brief, we have analyzed the latency, energy consumption, and effects of process variation on different structures with respect to the design structure and logic depth to propose architectures with higher throughput, lower energy consumption, and smaller performance loss caused by process variation in application-specific integrated… CONTINUE READING

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-10 of 18 references

A comparative analysis of parallel prefix adders

  • M. Talsania, E. John
  • Proc. Int. Conf. Comput. Design, Las Vegas, NV…
  • 2013
1 Excerpt

Selecting mathematical method for systolic processing

  • M. Bekakos, I.Ž. Milovanović, T. I. Tokić, Ć.B. Dolićanin, E. I. Milovanović
  • Sci. Pub. State Univ. Novi Pazar A, Appl. Math…
  • 2011
1 Excerpt

Similar Papers

Loading similar papers…