Ultra-large scale integration

  title={Ultra-large scale integration},
  author={James D. Meindl},
  journal={IEEE Transactions on Electron Devices},
  • J. Meindl
  • Published 1 November 1984
  • Physics
  • IEEE Transactions on Electron Devices
Ultra-large scale integration is governed by a hierarchical matrix of limits. The levels of this hierarchy can be codified as 1) fundamental, 2) material, 3) device, 4) circuit, and 5) system. Each level includes both theoretical and practical as well as analogical limits. Theoretically, thermal fluctuations impose a fundamental limit of several kT on switching energy. Scattering limited velocity and critical electric field establish a material limit on switching speed. Avoidance of… 

Figures from this paper

A prospectus for gigascale integration (GSI)

  • J. Meindl
  • Physics
    [1993 Proceedings] IEEE/SEMI International Semiconductor Manufacturing Science Symposium
  • 1993
The singular metric which reveals the efficacy of a technology for GSI is the chip performance index (CPI), defined as the number of transistors per chip divided by the power-delay product of the technology.

Gigascale integration (GSI) beyond 2001

  • J. Meindl
  • Physics
    1991 International Symposium on VLSI Technology, Systems, and Applications - Proceedings of Technical Papers
  • 1991
Opportunities for gigascale integration (GSI) beyond the year 2001 are governed by a hierarchy of limits whose levels are fundamental, material, device, circuit and system. Theoretical limits are

Silicon Nanoelectronics: the Next 20 Years

The latest ITRS, international technology roadmap for semiconductors (2001), describes in detail structural and electrical values for the scaling of CMOS down to the 22 nm node, where CMOS is considered to remain the mainstream technology for logic and memory.

( DRAFT Version 2 ) Interconnect Technology Beyond the Roadmap

Several studies have shown that the evolutionary approaches being used to solve the problems imposed by interconnects will eventually encounter fundamental limits and may be a major factor in

Impact of scaling down on low frequency noise in silicon MOS transistors

A theoretical analysis of the impact of scaling down on the low frequency noise characteristics of silicon MOS transistors is presented. This analysis is based on the assumption that low frequency

Interconnection system requirements and modeling

Rapid technological advances in electronic systems technologies are placing increasingly severe demands on interconnection media. One primary driving force is the evolutionary advance in the scale of

MOS VLSI reliability and yield trends

The yield and reliability capability of an MOS technology are shown to be the product of at least six different technological trends; namely those towards: 1) more complex device structures, 2)

Trends and limits in monolithic integration by increasing the die area

The authors consider the limits on growing the die area, and argue that they are essentially economic. The discussion is in terms of a simple system-cost model. At a given defect density, the optimum



Theoretical, practical and analogical limits in ULSI

  • J. Meindl
  • Materials Science
    1983 International Electron Devices Meeting
  • 1983
Ultra large scale integration is governed by a hierarchy of limits. The levels of t,his hierarchy can be codified as 1) fundamental, 2) matcrial, 3) device, 4) circuit and 5) system. Fundamental

Multi-dimensional simulation of VLSI wiring capacitance

Accurate prediction of device current and the capacitance to be driven by that current is key to the design of FET logic and dynamic RAM circuits. This paper describes the application of two- and

Physical limits in digital electronics

  • R. Keyes
  • Physics
    Proceedings of the IEEE
  • 1975
Miniaturization has steadily increased the economic usefulness of digital electronics through the past two decades. A variety of physical arguments are brought to bear on the question of how far

Invited: Circuit scaling limits for ultra-large-scale integration

This report will define a hierarchy of limits governing ULSI and describe circuit performance to project minimum dimensions for NMOS transistors, polysilicon resistors and interconnections. Possible

Effect of scaling of interconnections on the time delay of VLSI circuits

Calculations of time delay for interconnections made of poly-Si, WSi2, W, and Al indicate that as the chip area is increased and other device-related dimensions are decreased the interconnection time delay becomes significant compared to the device time delay and in extreme cases dominates the chip performance.

Short-channel MOST threshold voltage model

A new short-channel threshold voltage model based on an analytic solution of the two-dimensional Poisson equation in the depletion region under the gate of an MOS transistor (MOSTs) is presented, and closed-form expressions for the threshold voltage and subthreshold drain current are well suited for circuit simulation and for determining performance limits of MOSTs.

An accurate and simple MOSFET model for computer-aided design

Presents accurate device models (8-10 percent) to describe the drain-current characteristics of short-channel (>1 /spl mu/m) enhancement mode devices (EMD) and ion-implanted depletion-mode devices

Technology and Design Challenges of MOS VLSI

  • D. Buss
  • Engineering
    ESSCIRC '81: 7th European Solid State Circuits Conference
  • 1981
It is the purpose of this paper to explore some of the technological advances, apart from lithography, which will be required in MOS during the next decade, and feature size will be used as a technology indicator.

Design theory of a surface field-effect transistor

Abstract The design theory of insulated gate, surface field-effect transistors is presented. It is shown that for similar dimensions the surface field-effect transistor has frequency response

Sub-Micron NMOS Technology for High Speed VLSI

  • G. E. Smith
  • Physics
    1983 Symposium on VLSI Technology. Digest of Technical Papers
  • 1983
Simulations and preliminary experiments show that the one micron NMOS technology can be extended down to 0.1 ¿m but no further, and new concepts will be needed to reach the ultimate limit of 0.02¿m.