Ultra Low Power Design and High Speed Design of Domino Logic Circuit

Abstract

The tremendous success of the low-power designs of VLSI circuits over the past 50 years has significant change in our life style. Integrated circuits are everywhere from computers to automobiles, from cell phones to home appliances. Domino logic is a CMOS based evolution of the dynamic logic techniques based on either PMOS or NMOS transistors. Dynamic logic circuits are used for their high performance, but their high noise and extensive leakage has caused some problems for these circuits. Dynamic CMOS circuits are inherently less resistant to noise than static CMOS circuits. In this paper we proposed different domino logic styles which increases performance compared to existing domino logic styles. According to the simulations in cadence virtuoso 65nm CMOS process, the proposed circuit shows the improvement of up thirty percent compared existing domino logics.

4 Figures and Tables

Cite this paper

@inproceedings{Kori2015UltraLP, title={Ultra Low Power Design and High Speed Design of Domino Logic Circuit}, author={Ankit Kori and Mohammed Arif and Gyan Ganga}, year={2015} }