Two-phase asynchronous wave-pipelines and their application to a 2D-DCT

@article{Hauck1999TwophaseAW,
  title={Two-phase asynchronous wave-pipelines and their application to a 2D-DCT},
  author={O. Hauck and M. Garg and Sorin A. Huss},
  journal={Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems},
  year={1999},
  pages={219-228}
}
  • O. Hauck, M. Garg, S. Huss
  • Published 19 April 1999
  • Engineering, Computer Science
  • Proceedings. Fifth International Symposium on Advanced Research in Asynchronous Circuits and Systems
The two-phase asynchronous wave-pipeline design style presented in this paper is targeted at VLSI systems operating at Giga rates where it is rather difficult and costly to maintain the synchronous paradigm. Its distinguishing properties are the use of a request signal only, simple latches and the inelastic wave-pipelined operation. The asynchronous wave-pipeline is found to have less overhead and to be more robust than the synchronous one. The same basic structure is suitable for both data and… 

Figures and Tables from this paper

MOUSETRAP: High-Speed Transition-Signaling Asynchronous Pipelines
  • Montek Singh, S. Nowick
  • Computer Science
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2007
TLDR
An asynchronous pipeline style is introduced for high-speed applications, called MOUSETRAP, which uses standard transparent latches and static logic in its datapath, and small latch controllers consisting of only a single gate per pipeline stage to handle more complex system architectures.
MOUSETRAP: ultra-high-speed transition-signaling asynchronous pipelines
  • Montek Singh, S. Nowick
  • Computer Science
    Proceedings 2001 IEEE International Conference on Computer Design: VLSI in Computers and Processors. ICCD 2001
  • 2001
TLDR
A new asynchronous pipeline design is introduced for high-speed applications that uses simple transparent latches in its datapath, and small latch controllers consisting of only a single gate per pipeline stage, to handle more complex system architectures.
Optimization techniques for FPGA-based wave-pipelined DSP blocks
TLDR
Development of an on-chip clock generation scheme which permits finer tuning of the frequency, a synthesis technique which reduces the area and latency by 25%, a placement utility that results in 10%-40% increase in speed and proposal of an interleaving scheme for filters that reduces the number of multipliers required by 50%.
VLSI system design using asynchronous wave pipelines: a 0.35 /spl mu/m CMOS 1.5 GHz elliptic curve public key cryptosystem chip
  • O. Hauck, A. Katoch, S. Huss
  • Computer Science
    Proceedings Sixth International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC 2000) (Cat. No. PR00586)
  • 2000
TLDR
VLSI system design using asynchronous wave pipelines (AWPs) with a public key crypto chip as an example is presented and SRCMOS is shown to be superior to previously proposed logic styles for wave pipelining.
Fault tolerant clockless wave pipeline design
TLDR
This paper characterizes the yield and reliability properties of the two-phase clockless asynchronous pipeline with respect to glitch and proposes a simple yet effective fault tolerant architecture by using redundant request signals.
Yield optimization of clockless wave pipeline with intra/inter-wave faults
  • T. Feng, B. Jin, N. Park, F. Lombardi
  • Computer Science
    Proceedings of the 21st IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.04CH37510)
  • 2004
TLDR
A comprehensive characterization and an optimization method for clockless wave pipelines (CWP) with intra-wave and inter-wave faults and the proposed optimization methods are verified through numerical simulation to demonstrate their efficiency and effectiveness with respect to yield.
Reliability modeling and assurance of clockless wave pipeline
TLDR
The proposed methods will establish a sound and adequate theoretical foundation for development of innovative yet practical test/diagnosis/fault-tolerant design methods in early design stage of clockless wave pipeline.
Reliability modeling and assurance of clockless wave pipeline
TLDR
The proposed methods will establish a sound and adequate theoretical foundation for development of innovative yet practical test/diagnosis/fault-tolerant design methods in early design stage of clockless wave pipeline.
Yield modeling and analysis of a clockless asynchronous wave pipeline with pulse faults
TLDR
A new fault model and its modeling and analysis methods in a clockless asynchronous wave pipeline for extensive yield evaluation and assurance and an extensive numerical simulation is conducted to demonstrate the effect of the proposed pulse fault on the yield.
...
1
2
...

References

SHOWING 1-10 OF 15 REFERENCES
Asynchronous wave pipelines for high throughput datapaths
  • O. Hauck, S. Huss
  • Computer Science
    1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196)
  • 1998
A novel VLSI pipeline architecture for high-speed clockless computation is proposed. It features gate-level pipelining to maximize throughput and uses dynamic latches to keep the latency low. The
Efficient and safe asynchronous wave-pipeline architectures for datapath and control unit applications
TLDR
This paper presents a generalization of a previously proposed asynchronous wave-pipeline architecture applicable for both datapath and control enabling the realization of complete high-throughput asynchronous systems.
Micropipelined asynchronous discrete cosine transform (DCT/IDCT) processor
TLDR
Gate-level simulation of extracted layouts indicates that the performance of asynchronous implementations is comparable with that of a synchronous implementation based on an identical architecture, and asynchronous implementation methodology could be pursued as a real alternative.
Wave-pipelining: a tutorial and research survey
TLDR
This paper presents a tutorial of the principles of wave-pipelining and a survey ofWave- pipelined VLSI chips and CAD tools for the synthesis and analysis of wave -pipelined circuits.
An asynchronous 2-D discrete cosine transform chip
TLDR
The most interesting aspects of the design are presented here: the memory control structure, the pipelining structures, the use of Xilinx FPGAs and a Quickturn emulation system for emulation, and a comparison with other synchronous and asynchronous designs.
High-performance CMOS system design using wave pipelining
TLDR
Wave pipelined CMOS VLSI systems when required to operate over reasonable environmental conditions and with typical process variation can achieve clock rates 1X to 2X those which can be achieved without pipelining.
Asynchronous VLSI architectures for Huffman codecs
  • O. Hauck, H. Sauerwein, S. Huss
  • Computer Science
    ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)
  • 1998
A novel asynchronous VLSI architecture for Huffman codecs employing fixed code books is presented. The main idea is to layout the Huffman tree in hardware and to exploit signal statistics via
Performance evaluation of asynchronous logic pipelines with data dependent processing delays
  • D. Kearney, N. Bergmann
  • Computer Science
    Proceedings Second Working Conference on Asynchronous Design Methodologies
  • 1995
TLDR
Investigations into the throughput of asynchronous and synchronous pipelines consisting of alternate latches and logic stages where the data dependent delay is a two valued random variable find the extent to which an average case speed of a single stage can be translated into higher throughput in an asynchronous pipeline as compared to a synchronous pipeline is restricted.
Single-transistor transparent-latch clocking
TLDR
The single-transistor latch is very small, which can have a major impact in reducing the area of latch-intensive architectures such as filter structures used in digital signal processing and can be used to improve the gain in architecture-driven voltage scaling.
VLSI implementation of a 16*16 discrete cosine transform
TLDR
The implementation of a 16*16 discrete cosine transform (DCT) chip using a concurrent architecture is presented and the architecture and accuracy studies for finite-wordlength processing are presented.
...
1
2
...