Truncation error analysis of MTBF computation for multi-latch synchronizers

@article{Mak2012TruncationEA,
  title={Truncation error analysis of MTBF computation for multi-latch synchronizers},
  author={Terrence S. T. Mak},
  journal={Microelectronics Journal},
  year={2012},
  volume={43},
  pages={160-163}
}
Chip designs have an increasing number of independent clock domains. Synchroniser circuits are used to facilitate reliable data transfers between these clock domains. The task of these synchronisers is inherently prone to the occasional, statistically random, failure. These failures are frequently quantified by the synchronisers’ Mean Time Between Failures, MTBF. The MTBF becomes worse at an exponential rate with increasing frequency. In contrast, the MTBF improves exponentially as more latches… CONTINUE READING
3 Citations
10 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-3 of 3 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Synchronization and arbitration in digital systems

  • D. Kinniment
  • Wiley, 2007.
  • 2007
Highly Influential
5 Excerpts

Metastability of cmos master/slave flip-flops

  • T. Gabara, G. Cyr, C. Stroud
  • IEEE Trans. on Circuits and Systems - II: Analog…
  • 1992
Highly Influential
5 Excerpts

Miller and noise effects in a synchronizing flip-flop

  • E. Dike, C. Burton
  • IEEE Journal of Solid-State Circuits, vol. 34, pp…
  • 1999
1 Excerpt

ASIC - World , “ What is metastability ? So how do I avoid metastability ?

  • J. Walker Cantoni, T.-D. Tomlin

Similar Papers

Loading similar papers…