Truncated multipliers through power-gating for degrading precision arithmetic

@article{Albicocco2013TruncatedMT,
  title={Truncated multipliers through power-gating for degrading precision arithmetic},
  author={Pietro Albicocco and Gian-Carlo Cardarilli and Alberto Nannarelli and Massimo Petricca and Marco Re},
  journal={2013 Asilomar Conference on Signals, Systems and Computers},
  year={2013},
  pages={2172-2176}
}
When reducing the power dissipation of resource constrained electronic systems is a priority, some precision can be traded-off for lower power consumption. In signal processing, it is possible to have an acceptable quality of the signal even introducing some errors. In this work, we apply power-gating to multipliers to obtain a programmable truncated multiplier. The method consists in disabling the least-significant columns of the multiplier by power-gating logic in the partial products… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-2 of 2 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Truncated multiplication with correction constant [for DSP

  • M. J. Schulte, E. E. Swartzlander
  • Workshop on VLSI Signal Processing, 1993, pp. 388…
  • 1993
1 Excerpt

On parallel multipliers

  • L. Dadda
  • Alta Frequenza, vol. 45, pp. 574– 580, 1976.
  • 1976
1 Excerpt

Similar Papers

Loading similar papers…