True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique

@article{Sharma2014TrueSP,
  title={True Single Phase Clocking Flip-Flop Design using Multi Threshold CMOS Technique},
  author={P. Sharma and R. Mehra},
  journal={International Journal of Computer Applications},
  year={2014},
  volume={96},
  pages={44-51}
}
  • P. Sharma, R. Mehra
  • Published 2014
  • Computer Science
  • International Journal of Computer Applications
  • This paper enumerates the design of low power and high speed double edge triggered True Single Phase Clocking (TSPC) Dflip-flop. The TSPC CMOS flip-flop uses only one clock signal that is never inverted and it eliminates the clock skew. The originally developed TSPC flip-flop are very sensitive to the clock slope and large portion of power is spent in pre-charging the internal nodes, which makes TSPC dynamic circuits less power efficient. In the conventional CMOS design, high leakage current is… CONTINUE READING
    Implementation of high speed and low power 5T-TSPC D flip-flop and its application
    • 1
    COMPARATIVE ANALYSIS OF CMOS JOHNSON COUNTER LAYOUT
    • 3
    • Highly Influenced
    • Open Access
    Area Efficient CMOS Layout Design of Ring Counter
    • 1
    • Open Access

    References

    Publications referenced by this paper.
    SHOWING 1-10 OF 19 REFERENCES
    A new true-single-phase-clocked double-edge-triggered flip-flop for low-power VLSI designs
    • 24
    • Highly Influential
    A unified single-phase clocking scheme for VLSI systems
    • 91
    A static power model for architects
    • 267
    • Open Access
    Design and optimization of low voltage high performance dual threshold CMOS circuits
    • 171
    • Open Access
    Power minimization in IC design: principles and applications
    • 519
    • Open Access
    Design in the Power-Limited Scaling Regime
    • 78
    • Open Access