Corpus ID: 13944320

Trend of High-Speed SAR ADC towards RF Sampling

  title={Trend of High-Speed SAR ADC towards RF Sampling},
  author={M. Chen},
One emerging trend of high-speed low-power ADC design is to leverage the successive approximation (SAR) topology. It has successfully advanced the power efficiency by orders of magnitude over the past decade. Given the nature of SAR algorithm, the conversion speed is intrinsically slow compared to other high-speed ADC architectures, and yet minimal static power is required due to the mostly digital implementation. This paper examines various speed enhancement techniques that enable SAR ADCs… Expand

Figures from this paper


A SAR-Assisted Two-Stage Pipeline ADC
  • C. C. Lee, M. Flynn
  • Computer Science, Engineering
  • IEEE Journal of Solid-State Circuits
  • 2011
A 30fJ/conversion-step 8b 0-to-10MS/s asynchronous SAR ADC in 90nm CMOS
A 600MS/s 30mW 0.13µm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization
  • Wenbo Liu, Yuchun Chang, +6 authors Y. Chiu
  • Computer Science, Engineering
  • 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
  • 2009
A 10-b Ternary SAR ADC With Quantization Time Information Utilization
A 1.1V 50mW 2.5GS/s 7b Time-Interleaved C-2C SAR ADC in 45nm LP digital CMOS
A 32mW 1.25GS/s 6b 2b/step SAR ADC in 0.13μm CMOS
  • Zhiheng Cao, Shouli Yan, Yunchu Li
  • Engineering, Computer Science
  • 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers
  • 2008
A 4.5-mW 8-b 750-MS/s 2-b/step asynchronous subranged SAR ADC in 28-nm CMOS technology
  • Yuanching Lien
  • Engineering, Computer Science
  • 2012 Symposium on VLSI Circuits (VLSIC)
  • 2012
A 65fJ/Conversion-Step 0-to-50MS/s 0-to-0.7mW 9b Charge-Sharing SAR ADC in 90nm Digital CMOS
  • J. Craninckx, G. V. D. Plas
  • Engineering, Computer Science
  • 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
  • 2007
An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC
A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture