Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/ circuits

  title={Transistor and pin reordering for gate oxide leakage reduction in dual T/sub ox/ circuits},
  author={Anup Kumar Sultania and Dennis Sylvester and Sachin S. Sapatnekar},
  journal={IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.},
Gate oxide tunneling current (I/sub gate/) is emerging as a key roadblock for device scaling in nanometer-scale CMOS circuits. A practical means to reduce I/sub gate/ is to leverage dual T/sub ox/ processes where non-critical transistors are assigned a thicker T/sub ox/. In this paper, we generate a leakage/delay tradeoff curve for dual T/sub ox/ circuits, and propose a transistor and pin reordering technique that has a minimal layout impact to further reduce the total leakage current up to 18… CONTINUE READING
Highly Cited
This paper has 38 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-10 of 18 extracted citations


Publications referenced by this paper.
Showing 1-10 of 18 references

Berkeley Predictive Technology Model

  • Device Group at UC Berkeley
  • 2002. Available at http://www-device.eecs…
  • 2002
1 Excerpt

Fundamental Limit of Gate Oxide Thickness Scaling in Advanced MOSFETs

  • M. Hirose
  • Semiconductor Science and Technology, vol. 15(5…
  • 2000
1 Excerpt

A sub-0.1 μm Circuit Design with Substrate-Over-Biasing

  • Y. Oowaki
  • IEEE ISSCC Dig. of Tech. Papers, pp. 88–89, Feb…
  • 1998
1 Excerpt

Similar Papers

Loading similar papers…