Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence

@article{Khakifirooz2006TransistorPS,
  title={Transistor Performance Scaling: The Role of Virtual Source Velocity and Its Mobility Dependence},
  author={A. Khakifirooz and D. Antoniadis},
  journal={2006 International Electron Devices Meeting},
  year={2006},
  pages={1-4}
}
Carrier velocity in the MOSFET channel at the top of the barrier near the source (virtual source) is the main driving force for improved transistor performance with scaling. This paper uses an analytical model that relates MOSFET intrinsic delay to key technology parameters and presents a methodology for extracting those parameters from literature benchmark papers. A historical trend of channel velocity including the most recent results of strain engineering is presented and is extrapolated to… Expand
MOSFET Performance Scaling—Part I: Historical Trends
A simple analytical model that describes MOSFET operation in saturation from subthreshold to strong inversion is used to derive a new formulation of the intrinsic switching delay of the transistor.Expand
Transport enhancement techniques for nanoscale MOSFETs
TLDR
Calculations and analysis in this work demonstrate that in uniaxially strained silicon, virtual source velocity depends more strongly on the mobility than previously believed and the modulation of the effective mass under uniaXial strain is responsible for this strong dependence. Expand
The future of high-performance CMOS: Trends and requirements
Intrinsic MOSFET time delay is examined as a function of scaling of high-performance CMOS technology. An analytical expression is used to calculate delay from physically meaningful transistorExpand
Predictive Technology Model of Enhanced CMOS Devices
The scaling of traditional bulk CMOS structure has slowed down in recent years as fundamental physical and process limits are rapidly approached. For instance, short-channel effects, such asExpand
Effectiveness of Strain Solutions for Next-Generation MOSFETs
The conventional planar bulk MOSFET is difficult to scale down to sub-20nm gate length, due to the worsening performance variability and short channel effects. Thin body transistors, includingExpand
Physical studies of strained Si/SiGe heterostructures : from virtual substrates to nanodevices
During the past two decades, the decrease in intrinsic delay of MOSFETs has been driven by the scaling of the device dimensions. The performance improvement has relied mostly in the increase ofExpand
Physically Based Modeling of Stress-Induced Variation in Nanoscale Transistor Performance
Uniaxial stress is widely used in advanced CMOS technologies to boost transistor performance. Conventional compact transistor models rely on empirical fitting of the average channel stress value toExpand
Trends and requirements of future high-performance CMOS
  • A. Khakifirooz, D. Antoniadis
  • Engineering
  • 2008 15th International Symposium on the Physical and Failure Analysis of Integrated Circuits
  • 2008
The outlook of performance scaling in high-performance CMOS is explored by using an analytical expression for the intrinsic MOSFET delay. The historical trend of carrier virtual source velocity, asExpand
Compact Virtual-Source Current–Voltage Model for Top- and Back-Gated Graphene Field-Effect Transistors
This paper presents a compact model for the current-voltage characteristics of graphene field-effect transistors (GFETs), which is based on an extension of the “virtual-source” model previouslyExpand
Theoretical Study of Some Physical Aspects of Electronic Transport in nMOSFETs at the 10-nm Gate-Length
We discuss selected aspects of the physics of electronic transport in nMOSFETs at the 10-nm scale: Long-range Coulomb interactions, which may degrade performance and even prevent ballistic transportExpand
...
1
2
3
4
5
...

References

SHOWING 1-9 OF 9 REFERENCES
Continuous MOSFET performance increase with device scaling: The role of strain and channel material innovations
TLDR
Channel material innovations that will be required in order to maintain continued commensurate scaling beyond what can be achieved with process-induced strain are examined, and some of the technological tradeoffs that will have to be faced for their introduction are discussed. Expand
Investigating the relationship between electron mobility and velocity in deeply scaled NMOS via mechanical stress
The importance of low-field mobility to the performance of deep-sub-100-nm bulk MOSFETs is not well understood. In this work, we investigate experimentally how effective electron mobility at lowExpand
Two-dimensional analysis of velocity overshoot effects in ultrashort-channel Si MOSFET's
A new two-dimensional device simulator is developed to investigate the effects of velocity overshoot on Si MOSFET's. An electron temperature-dependent mobility model, in which mobility is determinedExpand
In-depth characterization of the hole mobility in 50-nm process-induced strained MOSFETs
This letter presents the first experimental study of the mobility in 50-nm gate length (L/sub G/) pMOSFETs highly strained by a contact etch stop layer. Thanks to an advanced characterization method,Expand
On the mobility versus drain current relation for a nanoscale MOSFET
  • M. Lundstrom
  • Materials Science
  • IEEE Electron Device Letters
  • 2001
The dependence of the linear and saturated drain current of a nanoscale MOSFET on the near-equilibrium, inversion layer mobility of a long-channel device from the same technology is examined. SimpleExpand
Fundamentals of Modern VLSI Devices
Learn the basic properties and designs of modern VLSI devices, as well as the factors affecting performance, with this thoroughly updated second edition. The first edition has been widely adopted asExpand
Symp
  • VLSI Tech., p. 115
  • 2003
vol
  • 22, p. 293
  • 2001
vol
  • 22, p. 591
  • 2001