• Computer Science
  • Published 2012

Tradeoffs Involved in Design of SRAMs

@inproceedings{Kelkar2012TradeoffsII,
  title={Tradeoffs Involved in Design of SRAMs},
  author={Indraneel Balkrishna Kelkar},
  year={2012}
}
Revision with unchanged content. This theses addresses the various tradeoffs involved when designing SRAM’s. Each component of the SRAM is looked at in detail and various tradeoffs explored. The key to low power operation in the SRAM data path is to reduce the signal swing on the high capacitance nodes like the bitlines and the data lines. A unique resetting scheme for the row decoders has been proposed. Using this technique the word line pulse width can be minimized and the signal swings on… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 43 REFERENCES

Current sense amplifiers

VIEW 11 EXCERPTS
HIGHLY INFLUENTIAL

6 ns cycle 256 kb cache memory and memory management unit

  • R. Heald, J. Holst
  • 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers
  • 1993
VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

Analysis and compensation of the bitline multiplexer in sram current sense amplifiers

  • Bernhard Wicht et. al
  • IEEE Journal of Solid-State Circuits,
  • 2001
VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

Fast low-power decoders for RAMs

VIEW 5 EXCERPTS
HIGHLY INFLUENTIAL

A 1.8ns access, 550mhz 4.5mb cmos sram

  • H. Nambu et. al
  • IEEE International Solid State Circuits Conference, Digest of Technical Papers,
  • 1998
VIEW 18 EXCERPTS
HIGHLY INFLUENTIAL

A 833Mb/s 2.5V 4Mb Double Data Rate SRAM

VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

Advanced SRAM technology-the race between 4T and 6T cells

VIEW 7 EXCERPTS
HIGHLY INFLUENTIAL

Digital Integrated Circuits: A Design Perspective

VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL