Towards Debug Automation for Timing Bugs at RTL


One major concern in the design of Very-Large-Scale Integrated (VLSI) circuits is debugging as design size and complexity increase. Automation of the debugging process helps to decrease the development cycle of VLSI circuits and consequently to achieve a higher productivity. This paper presents an approach to automatically debug timing bugs at the design… (More)


3 Figures and Tables