Tomorrow's Digital Hardware will be Asynchronous and Verified

@inproceedings{Martin1992TomorrowsDH,
  title={Tomorrow's Digital Hardware will be Asynchronous and Verified},
  author={Alain J. Martin},
  booktitle={IFIP Congress},
  year={1992}
}
Encouraged by the results of almost a decade of research and experimentation we claim that tomorrow s design methods for digital VLSI will be based on a concurrent programming approach to high level synthesis asynchronous techniques and correctness preserving program transformations 

References

Publications referenced by this paper.
Showing 1-10 of 14 references

Testing Delay-Insensitive Circuits

Alain J, Pieter J Martin, Hazewindus
Proc • 1991

Synthesis of Asynchronous VLSI Circuits. Formal Methods for VLSI Design

Alain J, Martin
J. Staunstrup • 1990

The Limitations to Delay-Insensitivity in Asynchronous Circuits

Alain J, Martin
J. Dally • 1990

Programming in VLSI: From Communicating Processes to Delay- Insensitive Circuits. UT Year of Programming Institute on Concurrent Programming

Alain J, Martin
Programming in VLSI: From Communicating Processes to Delay- Insensitive Circuits. UT Year of Programming Institute on Concurrent Programming • 1989

Silicon Compilation. Decennial Caltech Conference on VLSI

David L Johannsen
Silicon Compilation. Decennial Caltech Conference on VLSI • 1989

Syntax-directed Translation of Concurrent Programs into Self-timed Circuits

M Steven, Alain J Burns, Martin
Proc • 1988

Similar Papers

Loading similar papers…