Timing-driven placement using design hierarchy guided constraint generation

@inproceedings{Yang2002TimingdrivenPU,
  title={Timing-driven placement using design hierarchy guided constraint generation},
  author={Xiaojian Yang and Bo-Kyung Choi and M. Sarrafzadeh},
  booktitle={ICCAD 2002},
  year={2002}
}
Design hierarchy plays an important role in timing-driven placement for large circuits. In this paper, we present a new methodology for delay budgeting based timing-driven placement. A novel slack assignment approach is described as well as its application on delay budgeting with design hierarchy information. The proposed timing-driven placement flow is implemented into a placement tool named Dragon (timing-driven mode), and evaluated using an industrial place and route flow. Compared to… Expand

Figures and Tables from this paper

Incremental Placement for Timing Optimization
Incremental placement for timing optimization
  • W. Choi, K. Bazargan
  • ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486)
  • 2003
A Network-Flow Approach to Timing-Driven Incremental Placement for ASICs
An analytic placer for mixed-size placement and timing-driven placement
  • A. Kahng, Qinke Wang
  • Computer Science
  • IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004.
  • 2004
Interleaving of Gate Sizing and Constructive Placement for Predictable Performance
Sequential delay budgeting with interconnect prediction
Sequential delay budgeting with interconnect prediction
Quadratic placement using an improved timing model
SYNERGISTIC DESIGN FLOW
...
1
2
3
4
...

References

SHOWING 1-2 OF 2 REFERENCES
Generation of performance constraints for layout
A performance-driven standard-cell placer based on a modified force-directed algorithm