Timing-driven partitioning-based placement for island style FPGAs

Abstract

In this paper we propose a partitioning-based placement algorithm for FPGAs. The method incorporates simple, but effective heuristics that target delay minimization. The placement engine incorporates delay estimations obtained from previously placed and routed circuits using VPR [6]. As a result, the delay predictions during placement more accurately resemble those observed after detailed routing, which in turn leads to better delay optimization. An efficient terminal alignment heuristic for delay minimization is employed to further optimize the delay of the circuit in the routing phase. Simulation results show that the proposed technique can achieve comparable circuit delays (after routing) to those obtained with VPR while achieving a 7-fold speedup in placement runtime.

DOI: 10.1145/775832.775984

18 Figures and Tables

Statistics

0510'04'05'06'07'08'09'10'11'12'13'14'15'16'17
Citations per Year

59 Citations

Semantic Scholar estimates that this publication has 59 citations based on the available data.

See our FAQ for additional information.

Cite this paper

@article{Maidee2003TimingdrivenPP, title={Timing-driven partitioning-based placement for island style FPGAs}, author={Pongstorn Maidee and Cristinel Ababei and Kia Bazargan}, journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems}, year={2003}, volume={24}, pages={395-406} }