Timing closure through a globally synchronous, timing partitioned design methodology

@article{Edman2004TimingCT,
  title={Timing closure through a globally synchronous, timing partitioned design methodology},
  author={Anders Edman and Christer Svensson},
  journal={Proceedings. 41st Design Automation Conference, 2004.},
  year={2004},
  pages={71-74}
}
A method to mitigate timing problems due to global wire delays is proposed. The method follows closely a fully synchronous design flow and utilizes only true digital library elements. The design is partitioned into isochronous blocks at system level, where a few clock cycles latency is inserted between the isochronous blocks. This latency is then utilized to automatically mitigate unknown global wire delays, unknown global clock skews and other timing uncertainties occurring in backend design… CONTINUE READING
Highly Cited
This paper has 34 citations. REVIEW CITATIONS
22 Citations
0 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 22 extracted citations

Similar Papers

Loading similar papers…